diff options
| author | Kumar Gala <galak@kernel.crashing.org> | 2008-01-16 10:04:42 -0600 |
|---|---|---|
| committer | Kumar Gala <galak@kernel.crashing.org> | 2008-01-16 23:21:56 -0600 |
| commit | c8c41d4a80b1a8ad5984a287d81ea780496259f8 (patch) | |
| tree | d16801f7e70a98bc8f7f636bc458ccbc087bbe0c /board/mpc8540eval | |
| parent | 54a5070115eff38e9b324b78abdfa0b4520580b9 (diff) | |
| download | bootable_bootloader_goldelico_gta04-c8c41d4a80b1a8ad5984a287d81ea780496259f8.zip bootable_bootloader_goldelico_gta04-c8c41d4a80b1a8ad5984a287d81ea780496259f8.tar.gz bootable_bootloader_goldelico_gta04-c8c41d4a80b1a8ad5984a287d81ea780496259f8.tar.bz2 | |
85xx: Use proper defines for PCI addresses
We should be using the _MEM_PHYS for LAW and TLB setup and not _MEM_BASE.
While _MEM_BASE & _MEM_PHYS are normally the same, _MEM_BASE should only
be used for configuring the PCI ATMU.
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
Diffstat (limited to 'board/mpc8540eval')
| -rw-r--r-- | board/mpc8540eval/init.S | 4 | ||||
| -rw-r--r-- | board/mpc8540eval/law.c | 2 |
2 files changed, 3 insertions, 3 deletions
diff --git a/board/mpc8540eval/init.S b/board/mpc8540eval/init.S index adc5115..93654a5 100644 --- a/board/mpc8540eval/init.S +++ b/board/mpc8540eval/init.S @@ -115,8 +115,8 @@ tlb1_entry: .long FSL_BOOKE_MAS0(1,8,0) .long FSL_BOOKE_MAS1(1,1,0,0,BOOKE_PAGESZ_256M) - .long FSL_BOOKE_MAS2(CFG_PCI_MEM_BASE,(MAS2_I|MAS2_G)) - .long FSL_BOOKE_MAS3(CFG_PCI_MEM_BASE,0,(MAS3_SX|MAS3_SW|MAS3_SR)) + .long FSL_BOOKE_MAS2(CFG_PCI_MEM_PHYS,(MAS2_I|MAS2_G)) + .long FSL_BOOKE_MAS3(CFG_PCI_MEM_PHYS,0,(MAS3_SX|MAS3_SW|MAS3_SR)) .long FSL_BOOKE_MAS0(1,9,0) .long FSL_BOOKE_MAS1(1,1,0,0,BOOKE_PAGESZ_16K) diff --git a/board/mpc8540eval/law.c b/board/mpc8540eval/law.c index 4d603f0..273ec5c 100644 --- a/board/mpc8540eval/law.c +++ b/board/mpc8540eval/law.c @@ -45,7 +45,7 @@ struct law_entry law_table[] = { #ifndef CONFIG_SPD_EEPROM SET_LAW_ENTRY(1, CFG_DDR_SDRAM_BASE, LAW_SIZE_128M, LAW_TRGT_IF_DDR), #endif - SET_LAW_ENTRY(2, CFG_PCI_MEM_BASE, LAW_SIZE_256M, LAW_TRGT_IF_PCI), + SET_LAW_ENTRY(2, CFG_PCI_MEM_PHYS, LAW_SIZE_256M, LAW_TRGT_IF_PCI), #ifndef CONFIG_RAM_AS_FLASH SET_LAW_ENTRY(3, CFG_LBC_SDRAM_BASE, LAW_SIZE_128M, LAW_TRGT_IF_LBC), #endif |