summaryrefslogtreecommitdiffstats
path: root/include/miiphy.h
diff options
context:
space:
mode:
authorwdenk <wdenk>2004-04-25 13:18:40 +0000
committerwdenk <wdenk>2004-04-25 13:18:40 +0000
commitb9711de10218ce3072dcc77d83294d19ac78e193 (patch)
treebf6e4791ca86ade5c76b0e35d1bf128cb8d51cba /include/miiphy.h
parente9132ea94c0182400895423c21bb04fa81f0b3f4 (diff)
downloadbootable_bootloader_goldelico_gta04-b9711de10218ce3072dcc77d83294d19ac78e193.zip
bootable_bootloader_goldelico_gta04-b9711de10218ce3072dcc77d83294d19ac78e193.tar.gz
bootable_bootloader_goldelico_gta04-b9711de10218ce3072dcc77d83294d19ac78e193.tar.bz2
* Patch by John Kerl, 19 Apr 2004:
Use U-boot's miiphy.h for PHY register names, rather than introducing a new header file. * Update pci_ids.h from linux-2.4.26 * Patch by Masami Komiya, 19 Apr 2004: Fix problem cause by VLAN function on little endian architecture without VLAN environment
Diffstat (limited to 'include/miiphy.h')
-rw-r--r--include/miiphy.h9
1 files changed, 9 insertions, 0 deletions
diff --git a/include/miiphy.h b/include/miiphy.h
index 7f61cfa..afdd5a7 100644
--- a/include/miiphy.h
+++ b/include/miiphy.h
@@ -93,6 +93,11 @@ int miiphy_link(unsigned char addr);
#define PHY_BMCR_DPLX 0x0100
#define PHY_BMCR_COL_TST 0x0080
+#define PHY_BMCR_SPEED_MASK 0x2040
+#define PHY_BMCR_1000_MBPS 0x0040
+#define PHY_BMCR_100_MBPS 0x2000
+#define PHY_BMCR_10_MBPS 0x0000
+
/* phy BMSR */
#define PHY_BMSR_100T4 0x8000
#define PHY_BMSR_100TXF 0x4000
@@ -118,6 +123,10 @@ int miiphy_link(unsigned char addr);
#define PHY_ANLPAR_10 0x0020
#define PHY_ANLPAR_100 0x0380 /* we can run at 100 */
+#define PHY_ANLPAR_PSB_MASK 0x001f
+#define PHY_ANLPAR_PSB_802_3 0x0001
+#define PHY_ANLPAR_PSB_802_9 0x0002
+
/* PHY_1000BTSR */
#define PHY_1000BTSR_MSCF 0x8000
#define PHY_1000BTSR_MSCR 0x4000