summaryrefslogtreecommitdiffstats
path: root/arch/i386/cpu
Commit message (Expand)AuthorAgeFilesLines
* Switch from archive libraries to partial linkingSebastien Carlier2010-11-172-4/+4
* x86: Implement fully relocatable imageGraeme Russ2010-10-071-0/+6
* x86: Set cold/warm boot flagGraeme Russ2010-10-072-16/+10
* x86: Place global data below stack before entering CGraeme Russ2010-10-071-0/+8
* x86: Dont clobber %eax after getting memory sizeGraeme Russ2010-10-071-3/+2
* x86: Don't clobber %ebxGraeme Russ2010-10-072-7/+12
* x86: Remove usage of %ebp as a return pointerGraeme Russ2010-10-073-10/+10
* x86: Move ECC initialisation outside RAM initialisationGraeme Russ2010-10-072-14/+14
* x86: Remove progress indication in low-level initGraeme Russ2010-10-071-42/+2
* x86: Fix %ss and %esp in register structure for interruptsGraeme Russ2010-10-071-4/+19
* x86: Change compiler optionsGraeme Russ2010-10-072-15/+4
* x86: Coding Style CleanupGraeme Russ2010-10-074-373/+362
* x86: Move loading of GTD to C codeGraeme Russ2010-10-072-96/+57
* x86: Fix x86 Cold BootGraeme Russ2010-09-131-0/+5
* Make sure that argv[] argument pointers are not modified.Wolfgang Denk2010-07-041-1/+1
* sc520: Fix minor DRAM Controller Setup bugGraeme Russ2010-05-061-1/+1
* sc520: Update to new AMD CopyrightGraeme Russ2010-05-061-40/+77
* sc520: Board Specific PCI InitGraeme Russ2010-05-061-37/+2
* sc520: Allow boards to override udelayGraeme Russ2010-05-061-0/+4
* x86: Use CONFIG_SERIAL_MULTIGraeme Russ2010-05-062-507/+1
* x86: Move GDT to a safe location in RAMGraeme Russ2010-05-062-14/+103
* x86: Add RAM bootstrap functionalityGraeme Russ2010-05-062-6/+38
* x86: Split sc520 memory sizing versus reportingGraeme Russ2010-05-062-38/+61
* x86: Fix sc520 memory size reportingGraeme Russ2010-05-061-18/+17
* x86: Add register dump to crash handlersGraeme Russ2010-05-061-34/+180
* x86: Fix MMCR AccessGraeme Russ2010-05-064-52/+63
* i386: Move cpu/i386/* to arch/i386/cpu/*Peter Tyser2010-04-1314-0/+2643
generated by cgit v1.1 at 2024-10-31 17:21:42 +0000