summaryrefslogtreecommitdiffstats
path: root/u-boot/board/goldelico/gta04/gta04.c
blob: dc839905fbf71f48bae070e39a009fb13785faa7 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
/*
 * (C) Copyright 2004-2008
 * Texas Instruments, <www.ti.com>
 *
 * Author :
 *	Sunil Kumar <sunilsaini05@gmail.com>
 *	Shashi Ranjan <shashiranjanmca05@gmail.com>
 *
 * Derived from Beagle Board and 3430 SDP code by
 *	Richard Woodruff <r-woodruff2@ti.com>
 *	Syed Mohammed Khasim <khasim@ti.com>
 *
 * Authos:
 *  Nikolaus Schaller <hns@goldelico.com>
 *  adapted to GTA04
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */

#include <common.h>
#include <twl4030.h>
#include <asm/io.h>
#include <asm/arch/mmc_host_def.h>
#include <asm/arch/mux.h>
#include <asm/arch/sys_proto.h>
#include <asm/arch/gpio.h>
#include <asm/mach-types.h>
#include "gta04.h"

char *muxname="unknown";
char *devicetree="unknown";

#if 0	/* testing tool; you can call notify() anywhere even before initialization to see how far the code comes */

/******************************************************************************
 * Routine: delay
 * Description: spinning delay to use before udelay works
 *****************************************************************************/
static inline void mydelay(unsigned long loops)
{
	__asm__ volatile ("1:\n" "subs %0, %1, #1\n"
					  "bne 1b":"=r" (loops):"0"(loops));
}

static inline void myudelay(unsigned long us)
{
	mydelay(us * 200); /* approximate */
}

#define BLON()	MUX_VAL(CP(GPMC_NCS6),      (IEN | PTU | EN  | M4)) /*GPT_PWM11/GPIO57*/
#define BLOFF()	MUX_VAL(CP(GPMC_NCS6),      (IEN | PTD | EN  | M4)) /*GPT_PWM11/GPIO57*/

void notify(int number)
{ // flash LCD backlight (on A3 board only or remove R209!)
	BLOFF();
	myudelay(200*1000);
	BLON();
	myudelay(50*1000);	// flash
	BLOFF();
	myudelay(1500*1000);
}

#endif


/*
 * Routine: board_init
 * Description: Early hardware init.
 */
int board_init(void)
{
	DECLARE_GLOBAL_DATA_PTR;
	gpmc_init(); /* in SRAM or SDRAM, finish GPMC */
	/* board id for Linux */
	gd->bd->bi_arch_number = MACH_TYPE_GTA04;
	/* boot param addr */
	gd->bd->bi_boot_params = (OMAP34XX_SDRC_CS0 + 0x100);
	
	return 0;
}

/*
 * Routine: get_board_revision
 * Description: Detect if we are running on a Beagle revision Ax/Bx,
 *		C1/2/3, C4 or xM. This can be done by reading
 *		the level of GPIO173, GPIO172 and GPIO171. This should
 *		result in
 *		GPIO173, GPIO172, GPIO171: 1 1 1 => Ax/Bx
 *		GPIO173, GPIO172, GPIO171: 1 1 0 => C1/2/3
 *		GPIO173, GPIO172, GPIO171: 1 0 1 => C4
 *		GPIO173, GPIO172, GPIO171: 0 0 0 => xM
 */
int get_board_revision(void)
{
	return 6;	// configure pinmux for C1/2/3
}

/*
 * Routine: misc_init_r
 * Description: Configure board specific parts
 */

#define TCA6507_BUS			(2-1)	// I2C2
#define TCA6507_ADDRESS		0x45

/* register numbers */
#define TCA6507_SELECT0						0
#define TCA6507_SELECT1						1
#define TCA6507_SELECT2						2

int misc_init_r(void)
{
	struct gpio *gpio5_base = (struct gpio *)OMAP34XX_GPIO5_BASE;
	struct gpio *gpio6_base = (struct gpio *)OMAP34XX_GPIO6_BASE;

	/* ITG3200 & HMC5883L VAUX2 = 2.8V */
	twl4030_pmrecv_vsel_cfg(TWL4030_PM_RECEIVER_VAUX2_DEDICATED,
							/*TWL4030_PM_RECEIVER_VAUX2_VSEL_28*/ 0x09,
							TWL4030_PM_RECEIVER_VAUX2_DEV_GRP,
							TWL4030_PM_RECEIVER_DEV_GRP_P1);
	/* Camera VAUX3 = 2.5V */
	twl4030_pmrecv_vsel_cfg(TWL4030_PM_RECEIVER_VAUX3_DEDICATED,
							/*TWL4030_PM_RECEIVER_VAUX3_VSEL_25*/ 0x02,
							TWL4030_PM_RECEIVER_VAUX3_DEV_GRP,
							TWL4030_PM_RECEIVER_DEV_GRP_P1);

	i2c_set_bus_num(TCA6507_BUS);	// write I2C2
	i2c_reg_write(TCA6507_ADDRESS, TCA6507_SELECT0, 0);
	i2c_reg_write(TCA6507_ADDRESS, TCA6507_SELECT1, 0);
	i2c_reg_write(TCA6507_ADDRESS, TCA6507_SELECT2, 0x40);	// pull down reset for WLAN&BT chip

	i2c_set_bus_num(0);	// write I2C1

#if 0 // FIXME: enable only on demand if we want to test BT/WIFI - and apply RESET
	/* Bluetooth VAUX4 = 3.3V -- CHECKME: 3.3 V is not officially supported! We use 0x09 = 2.8V here*/
	twl4030_pmrecv_vsel_cfg(TWL4030_PM_RECEIVER_VAUX4_DEDICATED,
							/*TWL4030_PM_RECEIVER_VAUX4_VSEL_33*/ 0x09,
							TWL4030_PM_RECEIVER_VAUX4_DEV_GRP,
							TWL4030_PM_RECEIVER_DEV_GRP_P1);
#endif

	setenv("mux", muxname);
	setenv("devicetree", devicetree);
	
	switch (get_cpu_family()) {
		case CPU_OMAP34XX:
			if ((get_cpu_rev() >= CPU_3XX_ES31) &&
				(get_sku_id() == SKUID_CLK_720MHZ))
				setenv("mpurate", "720");
			else
				setenv("mpurate", "600");
			break;
		case CPU_OMAP36XX:
			/* check the "Speed Binned" bit for AM/DM37xx
			 in the Control Device Status Register */
			if(readw(0x4800244C) & (1<<9))
				setenv("mpurate", "1000");
			else
				setenv("mpurate", "800");
			break;
	}
	twl4030_power_init();
	
	// we have no LEDs on TPS on GTA04
	// but a power on/off button (8 seconds)
	twl4030_power_reset_init();

#if 0
	// FIXME: check this!!!
	
	/* Configure GPIOs to output */
	writel(~(GPIO23 | GPIO10 | GPIO8 | GPIO2 | GPIO1), &gpio6_base->oe);
	writel(~(GPIO31 | GPIO30 | GPIO29 | GPIO28 | GPIO22 | GPIO21 |
			 GPIO15 | GPIO14 | GPIO13 | GPIO12), &gpio5_base->oe);
	
	/* Set GPIOs */
	writel(GPIO23 | GPIO10 | GPIO8 | GPIO2 | GPIO1,
		   &gpio6_base->setdataout);
	writel(GPIO31 | GPIO30 | GPIO29 | GPIO28 | GPIO22 | GPIO21 |
		   GPIO15 | GPIO14 | GPIO13 | GPIO12, &gpio5_base->setdataout);
#endif
	
#if 1	// duplicate with twl4030-additions
	
#define TWL4030_BB_CFG_BBCHEN		(1 << 4)
#define TWL4030_BB_CFG_BBSEL_3200MV	(3 << 2)
#define TWL4030_BB_CFG_BBISEL_500UA	2
	
	/* Enable battery backup capacitor (3.2V, 0.5mA charge current) */
	twl4030_i2c_write_u8(TWL4030_CHIP_PM_RECEIVER,
						 TWL4030_BB_CFG_BBCHEN | TWL4030_BB_CFG_BBSEL_3200MV |
						 TWL4030_BB_CFG_BBISEL_500UA, TWL4030_PM_RECEIVER_BB_CFG);
#endif
	
	dieid_num_r();

#if 0	// check if watchdog is switched off
	{	
		struct _watchdog {
			u32 widr;	/* 0x00 r */
			u8 res1[0x0c];
			u32 wd_sysconfig;	/* 0x10 rw */
			u32 ws_sysstatus;	/* 0x14 r */
			u32 wisr;
			u32 wier;
			u8 res2[0x04];
			u32 wclr;	/* 0x24 rw */
			u32 wcrr;
			u32 wldr;
			u32 wtgr;
			u32 wwps;	/* 0x34 r */
			u8 res3[0x10];
			u32 wspr;	/* 0x48 rw */
		};
		struct _watchdog *wd2_base = (struct watchdog *)WD2_BASE;
		struct prcm *prcm_base = (struct prcm *)PRCM_BASE;

		printf("idlest_wkup = %08x\n", readl(&prcm_base->idlest_wkup));
		printf("widr = %08x\n", readl(&wd2_base->widr));
		printf("wd_sysconfig = %08x\n", readl(&wd2_base->wd_sysconfig));
		printf("ws_sysstatus = %08x\n", readl(&wd2_base->ws_sysstatus));
		printf("wisr = %08x\n", readl(&wd2_base->wisr));
		printf("wier = %08x\n", readl(&wd2_base->wier));
		printf("wclr = %08x\n", readl(&wd2_base->wclr));
		printf("wcrr = %08x\n", readl(&wd2_base->wcrr));
		printf("wldr = %08x\n", readl(&wd2_base->wldr));
		printf("wtgr = %08x\n", readl(&wd2_base->wtgr));
		printf("wwps = %08x\n", readl(&wd2_base->wwps));
		printf("wspr = %08x\n", readl(&wd2_base->wspr));
				  
		writel(WD_UNLOCK2, &wd2_base->wspr);
		myudelay(100);
		writel(WD_UNLOCK1, &wd2_base->wspr);
		myudelay(100);
		writel(WD_UNLOCK2, &wd2_base->wspr);
		myudelay(100);
		writel(WD_UNLOCK1, &wd2_base->wspr);
		myudelay(100);
		writel(WD_UNLOCK2, &wd2_base->wspr);

		myudelay(10000); // so that we can see if the counter counts...
		
		printf("idlest_wkup = %08x\n", readl(&prcm_base->idlest_wkup));
		printf("widr = %08x\n", readl(&wd2_base->widr));
		printf("wd_sysconfig = %08x\n", readl(&wd2_base->wd_sysconfig));
		printf("ws_sysstatus = %08x\n", readl(&wd2_base->ws_sysstatus));
		printf("wisr = %08x\n", readl(&wd2_base->wisr));
		printf("wier = %08x\n", readl(&wd2_base->wier));
		printf("wclr = %08x\n", readl(&wd2_base->wclr));
		printf("wcrr = %08x\n", readl(&wd2_base->wcrr));
		printf("wldr = %08x\n", readl(&wd2_base->wldr));
		printf("wtgr = %08x\n", readl(&wd2_base->wtgr));
		printf("wwps = %08x\n", readl(&wd2_base->wwps));
		printf("wspr = %08x\n", readl(&wd2_base->wspr));

		writel(readl(&wd2_base->wtgr) + 1, &wd2_base->wtgr);
		
		printf("idlest_wkup = %08x\n", readl(&prcm_base->idlest_wkup));
		printf("widr = %08x\n", readl(&wd2_base->widr));
		printf("wd_sysconfig = %08x\n", readl(&wd2_base->wd_sysconfig));
		printf("ws_sysstatus = %08x\n", readl(&wd2_base->ws_sysstatus));
		printf("wisr = %08x\n", readl(&wd2_base->wisr));
		printf("wier = %08x\n", readl(&wd2_base->wier));
		printf("wclr = %08x\n", readl(&wd2_base->wclr));
		printf("wcrr = %08x\n", readl(&wd2_base->wcrr));
		printf("wldr = %08x\n", readl(&wd2_base->wldr));
		printf("wtgr = %08x\n", readl(&wd2_base->wtgr));
		printf("wwps = %08x\n", readl(&wd2_base->wwps));
		printf("wspr = %08x\n", readl(&wd2_base->wspr));
		
	}
#endif				  
				  
	return 0;
}

/*
 * Routine: set_muxconf_regs
 * Description: Setting up the configuration Mux registers specific to the
 *		hardware. Many pins need to be moved from protect to primary
 *		mode.
 */
void set_muxconf_regs(void)
{
	MUX_BEAGLE();
	MUX_GTA04();
}

#ifdef CONFIG_GENERIC_MMC
int board_mmc_init(bd_t *bis)
{
	omap_mmc_init(0);
	return 0;
}
#endif