aboutsummaryrefslogtreecommitdiffstats
path: root/x-loader/include/asm/arch-arm1136/sys_info.h
blob: 94a09cd38ba3ac70fd094d7aa92f785dec6cf6d3 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
/*
 * Copyright 2005 (C) Texas Instruments, <www.ti.com>
 * (C) Copyright 2004
 * Texas Instruments, <www.ti.com>
 * Richard Woodruff <r-woodruff2@ti.com>
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */

#ifndef _OMAP24XX_SYS_INFO_H_
#define _OMAP24XX_SYS_INFO_H_

#if 0
typedef struct  h4_system_data {
	/* base board info */
	u32 base_b_rev;		/* rev from base board i2c */
	/* cpu board info */
	u32 cpu_b_rev;		/* rev from cpu board i2c */
	u32 cpu_b_mux;		/* mux type on daughter board */
	u32 cpu_b_ddr_type;	/* mem type */
	u32 cpu_b_ddr_speed;	/* ddr speed rating */
	u32 cpu_b_switches;	/* boot ctrl switch settings */
	/* cpu info */
	u32 cpu_type;		/* type of cpu; 2420, 2422, 2430,...*/
	u32 cpu_rev;		/* rev of given cpu; ES1, ES2,...*/
} h4_sys_data;

#endif

#define XDR_POP           5      /* package on package part */
#define SDR_DISCRETE      4      /* 128M memory SDR module*/
#define DDR_STACKED       3      /* stacked part on 2422 */
#define DDR_COMBO         2      /* combo part on cpu daughter card (menalaeus) */
#define DDR_DISCRETE      1      /* 2x16 parts on daughter card */

#define DDR_100           100    /* type found on most mem d-boards */
#define DDR_111           111    /* some combo parts */
#define DDR_133           133    /* most combo, some mem d-boards */
#define DDR_165           165    /* future parts */

#define CPU_2420          0x2420
#define CPU_2422          0x2422 /* 2420 + 64M stacked */
#define CPU_2423          0x2423 /* 2420 + 96M stacked */
#define CPU_2430          0x2430

/* 242x real hardware:
 *  ES1     = rev 0
 *  ES2     = rev 1
 *  ES2.05  = rev 2
 *  ES2.1   = rev 3
 *  ES2.1.1 = rev 4
 */

/* 242x code defines:
 * ES1     = 0+1 = 1
 * ES2     = 1+1 = 2
 * ES2.05  = 2+1 = 3
 * ES2.1   = 3+1 = 4
 * Es2.1.1 = 4+1 = 5
 */
#define CPU_2422_ES1      1
#define CPU_2422_ES2      2
#define CPU_2422_ES2_05   3
#define CPU_2422_ES2_1    4
#define CPU_2422_ES2_1_1  5

#define CPU_2420_ES1      1
#define CPU_2420_ES2      2
#define CPU_2420_ES2_05   3
#define CPU_2420_ES2_1    4
#define CPU_2420_ES2_1_1  5

#define CPU_242X_ES1      1
#define CPU_242X_ES2      2
#define CPU_242X_ES2_05   3
#define CPU_242X_ES2_1    4
#define CPU_242X_ES2_1_1  5

#define CPU_2420_2422_ES1 1
#define CPU_2420_2422_ES2_1 4

/* 243x real hardware:
 *  ES1     = rev 0
 *  ES2     = rev 1
 *
 * 243x code defines:
 * ES1     = 0+1 = 1
 * ES2     = 1+1 = 2
 */
#define CPU_2430_ES1     1
#define CPU_2430_ES2     2

#ifdef VPOM2430
# define CPU_2430_VIRTIO   3
#else
# define CPU_2430_VIRTIO   1
#endif
#define CPU_2430_ZEBU     0xD

#define CPU_2420_CHIPID   0x0B5D9000
#define CPU_2430_CHIPID   0x0B68A000
#define CPU_24XX_ID_MASK  0x0FFFF000
#define CPU_242X_REV_MASK 0xF0000000
#define CPU_242X_PID_MASK 0x000F0000

#define BOARD_H4_MENELAUS     1
#define BOARD_H4_SDP          2
#define BOARD_H4_MENELAUS_HRP 3
#define BOARD_SDP_2430        4

#define GPMC_MUXED        1
#define GPMC_NONMUXED     0

#define TYPE_NAND         0x800   /* bit pos for nand in gpmc reg */
#define TYPE_NOR          0x000
#define TYPE_ONENAND      0x800

#define WIDTH_8BIT        0x0000
#define WIDTH_16BIT       0x1000  /* bit pos for 16 bit in gpmc */

#define I2C_MENELAUS 0x72	/* i2c id for companion chip */

#endif