blob: 94aeb9f38432e06bd88faf7956d1fb9b06a7c4bf (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
|
/*
* (C) Copyright 2006-2009
* Texas Instruments, <www.ti.com>
*
* See file CREDITS for list of people who contributed to this
* project.
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* version 2 as published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
* MA 02111-1307 USA
*
*/
#ifndef _OMAP44XX_CPU_H
#define _OMAP44XX_CPU_H
#include <asm/arch/omap4430.h>
/* Register offsets of common modules */
/* Control */
#define CONTROL_STATUS (OMAP44XX_CTRL_BASE + 0x2F0)
#define OMAP44XX_MCR (OMAP44XX_CTRL_BASE + 0x8C)
#define CONTROL_SCALABLE_OMAP_STATUS (OMAP44XX_CTRL_BASE + 0x44C)
#define CONTROL_SCALABLE_OMAP_OCP (OMAP44XX_CTRL_BASE + 0x534)
/* Tap Information */
#define TAP_IDCODE_REG (OMAP44XX_TAP_BASE+0x204)
#define PRODUCTION_ID (OMAP44XX_TAP_BASE+0x208)
/* device type */
#define DEVICE_MASK (BIT8|BIT9|BIT10)
#define TST_DEVICE 0x0
#define EMU_DEVICE 0x1
#define HS_DEVICE 0x2
#define GP_DEVICE 0x3
/* GPMC CS3/cs4/cs6 not avaliable */
#define GPMC_BASE (OMAP44XX_GPMC_BASE)
#define GPMC_SYSCONFIG (OMAP44XX_GPMC_BASE+0x10)
#define GPMC_IRQSTATUS (OMAP44XX_GPMC_BASE+0x18)
#define GPMC_IRQENABLE (OMAP44XX_GPMC_BASE+0x1C)
#define GPMC_TIMEOUT_CONTROL (OMAP44XX_GPMC_BASE+0x40)
#define GPMC_CONFIG (OMAP44XX_GPMC_BASE+0x50)
#define GPMC_STATUS (OMAP44XX_GPMC_BASE+0x54)
#define GPMC_CONFIG_CS0 (OMAP44XX_GPMC_BASE+0x60)
#define GPMC_CONFIG_WIDTH (0x30)
#define GPMC_CONFIG1 (0x00)
#define GPMC_CONFIG2 (0x04)
#define GPMC_CONFIG3 (0x08)
#define GPMC_CONFIG4 (0x0C)
#define GPMC_CONFIG5 (0x10)
#define GPMC_CONFIG6 (0x14)
#define GPMC_CONFIG7 (0x18)
#define GPMC_NAND_CMD (0x1C)
#define GPMC_NAND_ADR (0x20)
#define GPMC_NAND_DAT (0x24)
#define GPMC_ECC_CONFIG (0x1F4)
#define GPMC_ECC_CONTROL (0x1F8)
#define GPMC_ECC_SIZE_CONFIG (0x1FC)
#define GPMC_ECC1_RESULT (0x200)
#define GPMC_ECC2_RESULT (0x204)
#define GPMC_ECC3_RESULT (0x208)
#define GPMC_ECC4_RESULT (0x20C)
#define GPMC_ECC5_RESULT (0x210)
#define GPMC_ECC6_RESULT (0x214)
#define GPMC_ECC7_RESULT (0x218)
#define GPMC_ECC8_RESULT (0x21C)
#define GPMC_ECC9_RESULT (0x220)
#define GPMC_PREFETCH_CONFIG1 (0x1e0)
#define GPMC_PREFETCH_CONFIG2 (0x1e4)
#define GPMC_PREFETCH_CONTROL (0x1ec)
#define GPMC_PREFETCH_STATUS (0x1f0)
/* GPMC Mapping */
# define FLASH_BASE 0x10000000 /* NOR flash (aligned to 256 Meg) */
# define FLASH_BASE_SDPV1 0x04000000 /* NOR flash (aligned to 64 Meg) */
# define FLASH_BASE_SDPV2 0x10000000 /* NOR flash (aligned to 256 Meg) */
# define DEBUG_BASE 0x08000000 /* debug board */
# define NAND_BASE 0x30000000 /* NAND addr (actual size small port)*/
# define PISMO2_BASE 0x18000000 /* PISMO2 CS1/2 */
# define ONENAND_MAP 0x20000000 /* OneNand addr (actual size small port */
/* DMM */
#define DMM_SYSCONFIG (OMAP44XX_DMM_BASE+0x10)
#define DMM_LISA_MAP (OMAP44XX_DMM_BASE+0x100)
/* SMS */
#define SMS_SYSCONFIG (OMAP44XX_SMS_BASE+0x10)
#define SMS_RG_ATT0 (OMAP44XX_SMS_BASE+0x48)
#define SMS_CLASS_ARB0 (OMAP44XX_SMS_BASE+0xD0)
#define BURSTCOMPLETE_GROUP7 BIT31
#define SDRC_CS_CFG (OMAP44XX_SDRC_BASE+0x40)
#define OMAP44XX_SDRC_CS0 0x80000000
#define SDRC_POWER (OMAP44XX_SDRC_BASE+0x70)
#define SDRC_MCFG_0 (OMAP44XX_SDRC_BASE+0x80)
#define SDRC_MR_0 (OMAP44XX_SDRC_BASE+0x84)
/* timer regs offsets (32 bit regs) */
#define TIDR 0x0 /* r */
#define TIOCP_CFG 0x10 /* rw */
#define TISTAT 0x14 /* r */
#define TISR 0x18 /* rw */
#define TIER 0x1C /* rw */
#define TWER 0x20 /* rw */
#define TCLR 0x24 /* rw */
#define TCRR 0x28 /* rw */
#define TLDR 0x2C /* rw */
#define TTGR 0x30 /* rw */
#define TWPS 0x34 /* r */
#define TMAR 0x38 /* rw */
#define TCAR1 0x3c /* r */
#define TSICR 0x40 /* rw */
#define TCAR2 0x44 /* r */
#define GPT_EN ((0<<2)|BIT1|BIT0) /* enable sys_clk NO-prescale /1 */
/* Watchdog */
#define WWPS 0x34 /* r */
#define WSPR 0x48 /* rw */
#define WD_UNLOCK1 0xAAAA
#define WD_UNLOCK2 0x5555
/* FIXME */
#define PRM_RSTCTRL 0x48307250
/* PRCM */
#define CM_SYS_CLKSEL 0x4a306110
/* PRM.CKGEN module registers */
#define CM_ABE_PLL_REF_CLKSEL 0x4a30610c
/* PRM.WKUP_CM module registers */
#define CM_WKUP_CLKSTCTRL 0x4a307800
#define CM_WKUP_L4WKUP_CLKCTRL 0x4a307820
#define CM_WKUP_WDT1_CLKCTRL 0x4a307828
#define CM_WKUP_WDT2_CLKCTRL 0x4a307830
#define CM_WKUP_GPIO1_CLKCTRL 0x4a307838
#define CM_WKUP_TIMER1_CLKCTRL 0x4a307840
#define CM_WKUP_TIMER12_CLKCTRL 0x4a307848
#define CM_WKUP_SYNCTIMER_CLKCTRL 0x4a307850
#define CM_WKUP_USIM_CLKCTRL 0x4a307858
#define CM_WKUP_SARRAM_CLKCTRL 0x4a307860
#define CM_WKUP_KEYBOARD_CLKCTRL 0x4a307878
#define CM_WKUP_RTC_CLKCTRL 0x4a307880
#define CM_WKUP_BANDGAP_CLKCTRL 0x4a307888
/* CM1.CKGEN module registers */
#define CM_CLKSEL_CORE 0x4a004100
#define CM_CLKSEL_ABE 0x4a004108
#define CM_DLL_CTRL 0x4a004110
#define CM_CLKMODE_DPLL_CORE 0x4a004120
#define CM_IDLEST_DPLL_CORE 0x4a004124
#define CM_AUTOIDLE_DPLL_CORE 0x4a004128
#define CM_CLKSEL_DPLL_CORE 0x4a00412c
#define CM_DIV_M2_DPLL_CORE 0x4a004130
#define CM_DIV_M3_DPLL_CORE 0x4a004134
#define CM_DIV_M4_DPLL_CORE 0x4a004138
#define CM_DIV_M5_DPLL_CORE 0x4a00413c
#define CM_DIV_M6_DPLL_CORE 0x4a004140
#define CM_DIV_M7_DPLL_CORE 0x4a004144
#define CM_SSC_DELTAMSTEP_DPLL_CORE 0x4a004148
#define CM_SSC_MODFREQDIV_DPLL_CORE 0x4a00414c
#define CM_EMU_OVERRIDE_DPLL_CORE 0x4a004150
#define CM_CLKMODE_DPLL_MPU 0x4a004160
#define CM_IDLEST_DPLL_MPU 0x4a004164
#define CM_AUTOIDLE_DPLL_MPU 0x4a004168
#define CM_CLKSEL_DPLL_MPU 0x4a00416c
#define CM_DIV_M2_DPLL_MPU 0x4a004170
#define CM_SSC_DELTAMSTEP_DPLL_MPU 0x4a004188
#define CM_SSC_MODFREQDIV_DPLL_MPU 0x4a00418c
#define CM_BYPCLK_DPLL_MPU 0x4a00419c
#define CM_CLKMODE_DPLL_IVA 0x4a0041a0
#define CM_IDLEST_DPLL_IVA 0x4a0041a4
#define CM_AUTOIDLE_DPLL_IVA 0x4a0041a8
#define CM_CLKSEL_DPLL_IVA 0x4a0041ac
#define CM_DIV_M4_DPLL_IVA 0x4a0041b8
#define CM_DIV_M5_DPLL_IVA 0x4a0041bc
#define CM_SSC_DELTAMSTEP_DPLL_IVA 0x4a0041c8
#define CM_SSC_MODFREQDIV_DPLL_IVA 0x4a0041cc
#define CM_BYPCLK_DPLL_IVA 0x4a0041dc
#define CM_CLKMODE_DPLL_ABE 0x4a0041e0
#define CM_IDLEST_DPLL_ABE 0x4a0041e4
#define CM_AUTOIDLE_DPLL_ABE 0x4a0041e8
#define CM_CLKSEL_DPLL_ABE 0x4a0041ec
#define CM_DIV_M2_DPLL_ABE 0x4a0041f0
#define CM_DIV_M3_DPLL_ABE 0x4a0041f4
#define CM_SSC_DELTAMSTEP_DPLL_ABE 0x4a004208
#define CM_SSC_MODFREQDIV_DPLL_ABE 0x4a00420c
#define CM_CLKMODE_DPLL_DDRPHY 0x4a004220
#define CM_IDLEST_DPLL_DDRPHY 0x4a004224
#define CM_AUTOIDLE_DPLL_DDRPHY 0x4a004228
#define CM_CLKSEL_DPLL_DDRPHY 0x4a00422c
#define CM_DIV_M2_DPLL_DDRPHY 0x4a004230
#define CM_DIV_M4_DPLL_DDRPHY 0x4a004238
#define CM_DIV_M5_DPLL_DDRPHY 0x4a00423c
#define CM_DIV_M6_DPLL_DDRPHY 0x4a004240
#define CM_SSC_DELTAMSTEP_DPLL_DDRPHY 0x4a004248
/* CM1.ABE register offsets */
#define CM1_ABE_CLKSTCTRL 0x4a004500
#define CM1_ABE_L4ABE_CLKCTRL 0x4a004520
#define CM1_ABE_AESS_CLKCTRL 0x4a004528
#define CM1_ABE_PDM_CLKCTRL 0x4a004530
#define CM1_ABE_DMIC_CLKCTRL 0x4a004538
#define CM1_ABE_MCASP_CLKCTRL 0x4a004540
#define CM1_ABE_MCBSP1_CLKCTRL 0x4a004548
#define CM1_ABE_MCBSP2_CLKCTRL 0x4a004550
#define CM1_ABE_MCBSP3_CLKCTRL 0x4a004558
#define CM1_ABE_SLIMBUS_CLKCTRL 0x4a004560
#define CM1_ABE_TIMER5_CLKCTRL 0x4a004568
#define CM1_ABE_TIMER6_CLKCTRL 0x4a004570
#define CM1_ABE_TIMER7_CLKCTRL 0x4a004578
#define CM1_ABE_TIMER8_CLKCTRL 0x4a004580
#define CM1_ABE_WDT3_CLKCTRL 0x4a004588
/* CM1.DSP register offsets */
#define DSP_CLKSTCTRL 0x4a004400
#define DSP_DSP_CLKCTRL 0x4a004420
/* CM2.CKGEN module registers */
#define CM_CLKSEL_DUCATI_ISS_ROOT 0x4a008100
#define CM_CLKSEL_USB_60MHz 0x4a008104
#define CM_SCALE_FCLK 0x4a008108
#define CM_CORE_DVFS_PERF1 0x4a008110
#define CM_CORE_DVFS_PERF2 0x4a008114
#define CM_CORE_DVFS_PERF3 0x4a008118
#define CM_CORE_DVFS_PERF4 0x4a00811c
#define CM_CORE_DVFS_CURRENT 0x4a008124
#define CM_IVA_DVFS_PERF_TESLA 0x4a008128
#define CM_IVA_DVFS_PERF_IVAHD 0x4a00812c
#define CM_IVA_DVFS_PERF_ABE 0x4a008130
#define CM_IVA_DVFS_CURRENT 0x4a008138
#define CM_CLKMODE_DPLL_PER 0x4a008140
#define CM_IDLEST_DPLL_PER 0x4a008144
#define CM_AUTOIDLE_DPLL_PER 0x4a008148
#define CM_CLKSEL_DPLL_PER 0x4a00814c
#define CM_DIV_M2_DPLL_PER 0x4a008150
#define CM_DIV_M3_DPLL_PER 0x4a008154
#define CM_DIV_M4_DPLL_PER 0x4a008158
#define CM_DIV_M5_DPLL_PER 0x4a00815c
#define CM_DIV_M6_DPLL_PER 0x4a008160
#define CM_DIV_M7_DPLL_PER 0x4a008164
#define CM_SSC_DELTAMSTEP_DPLL_PER 0x4a008168
#define CM_SSC_MODFREQDIV_DPLL_PER 0x4a00816c
#define CM_EMU_OVERRIDE_DPLL_PER 0x4a008170
#define CM_CLKMODE_DPLL_USB 0x4a008180
#define CM_IDLEST_DPLL_USB 0x4a008184
#define CM_AUTOIDLE_DPLL_USB 0x4a008188
#define CM_CLKSEL_DPLL_USB 0x4a00818c
#define CM_DIV_M2_DPLL_USB 0x4a008190
#define CM_SSC_DELTAMSTEP_DPLL_USB 0x4a0081a8
#define CM_SSC_MODFREQDIV_DPLL_USB 0x4a0081ac
#define CM_CLKDCOLDO_DPLL_USB 0x4a0081b4
#define CM_CLKMODE_DPLL_UNIPRO 0x4a0081c0
#define CM_IDLEST_DPLL_UNIPRO 0x4a0081c4
#define CM_AUTOIDLE_DPLL_UNIPRO 0x4a0081c8
#define CM_CLKSEL_DPLL_UNIPRO 0x4a0081cc
#define CM_DIV_M2_DPLL_UNIPRO 0x4a0081d0
#define CM_SSC_DELTAMSTEP_DPLL_UNIPRO 0x4a0081e8
#define CM_SSC_MODFREQDIV_DPLL_UNIPRO 0x4a0081ec
/* CM2.CORE module registers */
#define CM_L3_1_CLKSTCTRL 0x4a008700
#define CM_L3_1_DYNAMICDEP 0x4a008708
#define CM_L3_1_L3_1_CLKCTRL 0x4a008720
#define CM_L3_2_CLKSTCTRL 0x4a008800
#define CM_L3_2_DYNAMICDEP 0x4a008808
#define CM_L3_2_L3_2_CLKCTRL 0x4a008820
#define CM_L3_2_GPMC_CLKCTRL 0x4a008828
#define CM_L3_2_OCMC_RAM_CLKCTRL 0x4a008830
#define CM_DUCATI_CLKSTCTRL 0x4a008900
#define CM_DUCATI_STATICDEP 0x4a008904
#define CM_DUCATI_DYNAMICDEP 0x4a008908
#define CM_DUCATI_DUCATI_CLKCTRL 0x4a008920
#define CM_SDMA_CLKSTCTRL 0x4a008a00
#define CM_SDMA_STATICDEP 0x4a008a04
#define CM_SDMA_DYNAMICDEP 0x4a008a08
#define CM_SDMA_SDMA_CLKCTRL 0x4a008a20
#define CM_MEMIF_CLKSTCTRL 0x4a008b00
#define CM_MEMIF_DMM_CLKCTRL 0x4a008b20
#define CM_MEMIF_EMIF_FW_CLKCTRL 0x4a008b28
#define CM_MEMIF_EMIF_1_CLKCTRL 0x4a008b30
#define CM_MEMIF_EMIF_2_CLKCTRL 0x4a008b38
#define CM_MEMIF_DLL_CLKCTRL 0x4a008b40
#define CM_MEMIF_EMIF_H1_CLKCTRL 0x4a008b50
#define CM_MEMIF_EMIF_H2_CLKCTRL 0x4a008b58
#define CM_MEMIF_DLL_H_CLKCTRL 0x4a008b60
#define CM_D2D_CLKSTCTRL 0x4a008c00
#define CM_D2D_STATICDEP 0x4a008c04
#define CM_D2D_DYNAMICDEP 0x4a008c08
#define CM_D2D_SAD2D_CLKCTRL 0x4a008c20
#define CM_D2D_MODEM_ICR_CLKCTRL 0x4a008c28
#define CM_D2D_SAD2D_FW_CLKCTRL 0x4a008c30
#define CM_L4CFG_CLKSTCTRL 0x4a008d00
#define CM_L4CFG_DYNAMICDEP 0x4a008d08
#define CM_L4CFG_L4_CFG_CLKCTRL 0x4a008d20
#define CM_L4CFG_HW_SEM_CLKCTRL 0x4a008d28
#define CM_L4CFG_MAILBOX_CLKCTRL 0x4a008d30
#define CM_L4CFG_SAR_ROM_CLKCTRL 0x4a008d38
#define CM_L3INSTR_CLKSTCTRL 0x4a008e00
#define CM_L3INSTR_L3_3_CLKCTRL 0x4a008e20
#define CM_L3INSTR_L3_INSTR_CLKCTRL 0x4a008e28
#define CM_L3INSTR_OCP_WP1_CLKCTRL 0x4a008e40
/* CM2.L4PER register offsets */
#define CM_L4PER_CLKSTCTRL 0x4a009400
#define CM_L4PER_DYNAMICDEP 0x4a009408
#define CM_L4PER_ADC_CLKCTRL 0x4a009420
#define CM_L4PER_DMTIMER10_CLKCTRL 0x4a009428
#define CM_L4PER_DMTIMER11_CLKCTRL 0x4a009430
#define CM_L4PER_DMTIMER2_CLKCTRL 0x4a009438
#define CM_L4PER_DMTIMER3_CLKCTRL 0x4a009440
#define CM_L4PER_DMTIMER4_CLKCTRL 0x4a009448
#define CM_L4PER_DMTIMER9_CLKCTRL 0x4a009450
#define CM_L4PER_ELM_CLKCTRL 0x4a009458
#define CM_L4PER_GPIO2_CLKCTRL 0x4a009460
#define CM_L4PER_GPIO3_CLKCTRL 0x4a009468
#define CM_L4PER_GPIO4_CLKCTRL 0x4a009470
#define CM_L4PER_GPIO5_CLKCTRL 0x4a009478
#define CM_L4PER_GPIO6_CLKCTRL 0x4a009480
#define CM_L4PER_HDQ1W_CLKCTRL 0x4a009488
#define CM_L4PER_HECC1_CLKCTRL 0x4a009490
#define CM_L4PER_HECC2_CLKCTRL 0x4a009498
#define CM_L4PER_I2C1_CLKCTRL 0x4a0094a0
#define CM_L4PER_I2C2_CLKCTRL 0x4a0094a8
#define CM_L4PER_I2C3_CLKCTRL 0x4a0094b0
#define CM_L4PER_I2C4_CLKCTRL 0x4a0094b8
#define CM_L4PER_L4PER_CLKCTRL 0x4a0094c0
#define CM_L4PER_MCASP2_CLKCTRL 0x4a0094d0
#define CM_L4PER_MCASP3_CLKCTRL 0x4a0094d8
#define CM_L4PER_MCBSP4_CLKCTRL 0x4a0094e0
#define CM_L4PER_MGATE_CLKCTRL 0x4a0094e8
#define CM_L4PER_MCSPI1_CLKCTRL 0x4a0094f0
#define CM_L4PER_MCSPI2_CLKCTRL 0x4a0094f8
#define CM_L4PER_MCSPI3_CLKCTRL 0x4a009500
#define CM_L4PER_MCSPI4_CLKCTRL 0x4a009508
#define CM_L4PER_MMCSD3_CLKCTRL 0x4a009520
#define CM_L4PER_MMCSD4_CLKCTRL 0x4a009528
#define CM_L4PER_MSPROHG_CLKCTRL 0x4a009530
#define CM_L4PER_SLIMBUS2_CLKCTRL 0x4a009538
#define CM_L4PER_UART1_CLKCTRL 0x4a009540
#define CM_L4PER_UART2_CLKCTRL 0x4a009548
#define CM_L4PER_UART3_CLKCTRL 0x4a009550
#define CM_L4PER_UART4_CLKCTRL 0x4a009558
#define CM_L4PER_MMCSD5_CLKCTRL 0x4a009560
#define CM_L4PER_I2C5_CLKCTRL 0x4a009568
#define CM_L4SEC_CLKSTCTRL 0x4a009580
#define CM_L4SEC_STATICDEP 0x4a009584
#define CM_L4SEC_DYNAMICDEP 0x4a009588
#define CM_L4SEC_AES1_CLKCTRL 0x4a0095a0
#define CM_L4SEC_AES2_CLKCTRL 0x4a0095a8
#define CM_L4SEC_DES3DES_CLKCTRL 0x4a0095b0
#define CM_L4SEC_PKAEIP29_CLKCTRL 0x4a0095b8
#define CM_L4SEC_RNG_CLKCTRL 0x4a0095c0
#define CM_L4SEC_SHA2MD51_CLKCTRL 0x4a0095c8
#define CM_L4SEC_CRYPTODMA_CLKCTRL 0x4a0095d8
/* CM2.IVAHD */
#define IVAHD_CLKSTCTRL 0x4a008f00
#define IVAHD_IVAHD_CLKCTRL 0x4a008f20
#define IVAHD_SL2_CLKCTRL 0x4a008f28
/* CM2.L3INIT */
#define CM_L3INIT_HSMMC1_CLKCTRL 0x4a009328
#define CM_L3INIT_HSMMC2_CLKCTRL 0x4a009330
#define CM_L3INIT_HSI_CLKCTRL 0x4a009338
#define CM_L3INIT_UNIPRO1_CLKCTRL 0x4a009340
#define CM_L3INIT_HSUSBHOST_CLKCTRL 0x4a009358
#define CM_L3INIT_HSUSBOTG_CLKCTRL 0x4a009360
#define CM_L3INIT_HSUSBTLL_CLKCTRL 0x4a009368
#define CM_L3INIT_P1500_CLKCTRL 0x4a009378
#define CM_L3INIT_FSUSB_CLKCTRL 0x4a0093d0
#define CM_L3INIT_USBPHY_CLKCTRL 0x4a0093e0
/* CM2.CAM */
#define CM_CAM_CLKSTCTRL 0x4a009000
#define CM_CAM_ISS_CLKCTRL 0x4a009020
#define CM_CAM_FDIF_CLKCTRL 0x4a009028
/* CM2.DSS */
#define CM_DSS_CLKSTCTRL 0x4a009100
#define CM_DSS_DSS_CLKCTRL 0x4a009120
#define CM_DSS_DEISS_CLKCTRL 0x4a009128
/* CM2.SGX */
#define CM_SGX_CLKSTCTRL 0x4a009200
#define CM_SGX_SGX_CLKCTRL 0x4a009220
/* SMX-APE */
#define PM_RT_APE_BASE_ADDR_ARM (SMX_APE_BASE + 0x10000)
#define PM_GPMC_BASE_ADDR_ARM (SMX_APE_BASE + 0x12400)
#define PM_OCM_RAM_BASE_ADDR_ARM (SMX_APE_BASE + 0x12800)
#define PM_OCM_ROM_BASE_ADDR_ARM (SMX_APE_BASE + 0x12C00)
#define PM_IVA2_BASE_ADDR_ARM (SMX_APE_BASE + 0x14000)
#define RT_REQ_INFO_PERMISSION_1 (PM_RT_APE_BASE_ADDR_ARM + 0x68)
#define RT_READ_PERMISSION_0 (PM_RT_APE_BASE_ADDR_ARM + 0x50)
#define RT_WRITE_PERMISSION_0 (PM_RT_APE_BASE_ADDR_ARM + 0x58)
#define RT_ADDR_MATCH_1 (PM_RT_APE_BASE_ADDR_ARM + 0x60)
#define GPMC_REQ_INFO_PERMISSION_0 (PM_GPMC_BASE_ADDR_ARM + 0x48)
#define GPMC_READ_PERMISSION_0 (PM_GPMC_BASE_ADDR_ARM + 0x50)
#define GPMC_WRITE_PERMISSION_0 (PM_GPMC_BASE_ADDR_ARM + 0x58)
#define OCM_REQ_INFO_PERMISSION_0 (PM_OCM_RAM_BASE_ADDR_ARM + 0x48)
#define OCM_READ_PERMISSION_0 (PM_OCM_RAM_BASE_ADDR_ARM + 0x50)
#define OCM_WRITE_PERMISSION_0 (PM_OCM_RAM_BASE_ADDR_ARM + 0x58)
#define OCM_ADDR_MATCH_2 (PM_OCM_RAM_BASE_ADDR_ARM + 0x80)
#define IVA2_REQ_INFO_PERMISSION_0 (PM_IVA2_BASE_ADDR_ARM + 0x48)
#define IVA2_READ_PERMISSION_0 (PM_IVA2_BASE_ADDR_ARM + 0x50)
#define IVA2_WRITE_PERMISSION_0 (PM_IVA2_BASE_ADDR_ARM + 0x58)
#define IVA2_REQ_INFO_PERMISSION_1 (PM_IVA2_BASE_ADDR_ARM + 0x68)
#define IVA2_READ_PERMISSION_1 (PM_IVA2_BASE_ADDR_ARM + 0x70)
#define IVA2_WRITE_PERMISSION_1 (PM_IVA2_BASE_ADDR_ARM + 0x78)
#define IVA2_REQ_INFO_PERMISSION_2 (PM_IVA2_BASE_ADDR_ARM + 0x88)
#define IVA2_READ_PERMISSION_2 (PM_IVA2_BASE_ADDR_ARM + 0x90)
#define IVA2_WRITE_PERMISSION_2 (PM_IVA2_BASE_ADDR_ARM + 0x98)
#define IVA2_REQ_INFO_PERMISSION_3 (PM_IVA2_BASE_ADDR_ARM + 0xA8)
#define IVA2_READ_PERMISSION_3 (PM_IVA2_BASE_ADDR_ARM + 0xB0)
#define IVA2_WRITE_PERMISSION_3 (PM_IVA2_BASE_ADDR_ARM + 0xB8)
/* I2C base */
#define I2C_BASE1 (OMAP44XX_L4_PER + 0x70000)
#define I2C_BASE2 (OMAP44XX_L4_PER + 0x72000)
#define I2C_BASE3 (OMAP44XX_L4_PER + 0x60000)
#ifdef CONFIG_LCD
extern void lcd_disable(void);
extern void lcd_panel_disable(void);
#endif
/* Silicon revisions */
#define OMAP4430_SILICON_ID_INVALID 0
#define OMAP4430_ES1_0 1
#define OMAP4430_ES2_0 2
#define OMAP4430_ES2_1 3
#ifndef __ASSEMBLY__
/*Functions for silicon revision */
unsigned int omap_revision(void);
unsigned int cortex_a9_rev(void);
void big_delay(unsigned int count);
#endif
#endif
|