diff options
| author | Duncan Sands <baldrick@free.fr> | 2010-06-25 14:48:39 +0000 |
|---|---|---|
| committer | Duncan Sands <baldrick@free.fr> | 2010-06-25 14:48:39 +0000 |
| commit | 102b00fc58d0800bf8821316133b3c908d51f904 (patch) | |
| tree | 942ab031d60d2f80cb0bf96c7aaf0a07e897213e /lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp | |
| parent | df0b33abde548efa2696d2468f22ebbb74c52c7b (diff) | |
| download | external_llvm-102b00fc58d0800bf8821316133b3c908d51f904.zip external_llvm-102b00fc58d0800bf8821316133b3c908d51f904.tar.gz external_llvm-102b00fc58d0800bf8821316133b3c908d51f904.tar.bz2 | |
Remove variables which are assigned to but for which the value
is not used. Spotted by gcc-4.6.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@106854 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp')
| -rw-r--r-- | lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp | 9 |
1 files changed, 1 insertions, 8 deletions
diff --git a/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp b/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp index c54f360..aa6ce05 100644 --- a/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp +++ b/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp @@ -168,7 +168,6 @@ void ScheduleDAGSDNodes::ClusterNeighboringLoads(SDNode *Node) { DenseMap<long long, SDNode*> O2SMap; // Map from offset to SDNode. bool Cluster = false; SDNode *Base = Node; - int64_t BaseOffset; for (SDNode::use_iterator I = Chain->use_begin(), E = Chain->use_end(); I != E; ++I) { SDNode *User = *I; @@ -184,12 +183,8 @@ void ScheduleDAGSDNodes::ClusterNeighboringLoads(SDNode *Node) { Offsets.push_back(Offset1); O2SMap.insert(std::make_pair(Offset2, User)); Offsets.push_back(Offset2); - if (Offset2 < Offset1) { + if (Offset2 < Offset1) Base = User; - BaseOffset = Offset2; - } else { - BaseOffset = Offset1; - } Cluster = true; } @@ -625,7 +620,6 @@ MachineBasicBlock *ScheduleDAGSDNodes::EmitSchedule() { SDDbgInfo::DbgIterator DE = DAG->DbgEnd(); // Now emit the rest according to source order. unsigned LastOrder = 0; - MachineInstr *LastMI = 0; for (unsigned i = 0, e = Orders.size(); i != e && DI != DE; ++i) { unsigned Order = Orders[i].first; MachineInstr *MI = Orders[i].second; @@ -657,7 +651,6 @@ MachineBasicBlock *ScheduleDAGSDNodes::EmitSchedule() { } } LastOrder = Order; - LastMI = MI; } // Add trailing DbgValue's before the terminator. FIXME: May want to add // some of them before one or more conditional branches? |
