aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
* Simplify this code. Don't do a DomTreeNode lookup for each visited block.Dan Gohman2010-05-201-14/+5
* Refactor.Devang Patel2010-05-202-37/+76
* Grammar fix. This is a test commit.Matt Fleming2010-05-201-1/+1
* Minor code cleanups.Dan Gohman2010-05-201-20/+11
* When canonicalizing icmp operand order to put the loop invariantDan Gohman2010-05-203-230/+257
* llvmc: Make segfault detection work on Win32.Mikhail Glushenkov2010-05-201-21/+28
* Set Changed to true when canonicalizing ICmp operand order; even thoughDan Gohman2010-05-201-0/+1
* Handle Neon v2f64 and v2i64 vector shuffles as register copies.Bob Wilson2010-05-202-0/+25
* Remove dbg_value workaround and associated command line optionJim Grosbach2010-05-201-20/+0
* Delete MMX_MOVQ64gmr. It was the same as MMX_MOVQ64mr, but it didn'tDan Gohman2010-05-201-3/+0
* The PPC MFCR instruction implicitly uses all 8 of the CRDale Johannesen2010-05-205-21/+24
* Strip llvm.dbg.lv also.Devang Patel2010-05-201-0/+6
* Rename a variable to avoid shadowing.Dan Gohman2010-05-201-2/+3
* Split DbgVariable. Eventually, variable info will be communicated through fra...Devang Patel2010-05-202-94/+111
* Minor code simplification.Dan Gohman2010-05-201-4/+4
* Fix assembly parsing and encoding of the pushf and popf family ofDan Gohman2010-05-207-10/+60
* Set neverHasSideEffects on 64-bit pushf and popf, for consistency withDan Gohman2010-05-201-2/+2
* Move the code for deleting BaseRegs and LSRUses into helper functions,Dan Gohman2010-05-201-5/+22
* Reduce string trashing.Benjamin Kramer2010-05-201-2/+2
* Add a hybrid bottom up scheduler that reduce register usage while avoidingEvan Cheng2010-05-208-31/+162
* Fix typo in comment.Nick Lewycky2010-05-201-2/+2
* Define the x86 pause instruction.Dan Gohman2010-05-203-0/+13
* Fix the sfence instruction to use MRM_F8 instead of MRM7r, since itDan Gohman2010-05-202-1/+5
* Fix build by actually declaring the variable.Eric Christopher2010-05-201-0/+4
* Partial code for emitting thread local bss data.Eric Christopher2010-05-204-0/+10
* Match "4" or "8" depending upon if it's 32- or 64-bit.Bill Wendling2010-05-201-2/+2
* Once more, with feeling.Eric Christopher2010-05-201-0/+1
* lit: Add another place to look for bash.Daniel Dunbar2010-05-191-1/+1
* Teach LSR how to cope better with unrolled loops on targets whereDan Gohman2010-05-192-3/+577
* Optimize away insertelement of an undef value. This shows up inBob Wilson2010-05-191-0/+4
* fix rdar://7986634 - match instruction opcodes case insensitively.Chris Lattner2010-05-192-1/+11
* Testcase for r104181.Bill Wendling2010-05-191-0/+33
* Enable preserving debug information through post-RA schedulingJim Grosbach2010-05-191-1/+1
* Fix the post-RA instruction scheduler to handle instructions referenced byJim Grosbach2010-05-192-21/+8
* Code clean up.Evan Cheng2010-05-191-7/+7
* Revert r104165.Devang Patel2010-05-192-5/+13
* Add support for partial redefs to the fast register allocator.Jakob Stoklund Olesen2010-05-191-20/+18
* There is no need to maintain InsnsBeginScopeSet separately. Devang Patel2010-05-192-13/+5
* A more combo tls testcase.Eric Christopher2010-05-191-0/+232
* Add MachineInstr::readsVirtualRegister() in preparation for proper handling ofJakob Stoklund Olesen2010-05-192-1/+31
* Few more simple tls testcases.Eric Christopher2010-05-193-0/+279
* Code refactoring: pull SchedPreference enum from TargetLowering.h to TargetMa...Evan Cheng2010-05-1910-18/+20
* TwoAddressInstructionPass doesn't really know how to merge live intervals whenJakob Stoklund Olesen2010-05-192-1/+23
* llvmc: report an error if a child process segfaults.Mikhail Glushenkov2010-05-191-1/+14
* Attempt to run this test on x86 only.Eric Christopher2010-05-191-0/+1
* Testcase to go with 104141.Bob Wilson2010-05-191-0/+14
* When expanding a vector_shuffle, the element type may not be legal and mayBob Wilson2010-05-191-0/+2
* MC/X86: Add missing entry for TAILJMP_1 to getRelaxedOpcode().Daniel Dunbar2010-05-191-0/+1
* MC/X86: Lower TAILCALLd[64] to JMP_1, to allow relaxation and to avoid sameDaniel Dunbar2010-05-192-0/+17
* MC/X86: Strip spurious operands from TAILJMPr64 as we do for CALL64r andDaniel Dunbar2010-05-191-3/+5