index
:
external_llvm.git
replicant-6.0
Unnamed repository; edit this file 'description' to name the repository.
git repository hosting
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
lib
/
Target
/
ARM
/
ARMInstrInfo.td
Commit message (
Expand
)
Author
Age
Files
Lines
...
*
ARM sched model: Add branch instructions
Arnold Schwaighofer
2013-06-04
1
-27
/
+35
*
ARM sched model: Add preload instructions
Arnold Schwaighofer
2013-06-04
1
-2
/
+4
*
ARM sched model: Add more ALU and CMP instructions
Arnold Schwaighofer
2013-06-04
1
-37
/
+49
*
The purpose of the patch is to fix the syntax of ARM mrc and mrc2 instruction...
Mihai Popa
2013-05-13
1
-5
/
+5
*
s tightens up the encoding description for ARM post-indexed ldr instructions....
Mihai Popa
2013-04-30
1
-0
/
+1
*
ARM: Fix encoding of hint instruction for Thumb.
Quentin Colombet
2013-04-26
1
-1
/
+5
*
Fix treatment of ARM unallocated hint instructions.
Quentin Colombet
2013-04-17
1
-4
/
+11
*
ARM: Correct printing of pre-indexed operands.
Quentin Colombet
2013-04-12
1
-16
/
+40
*
ARM: Make "SMC" instructions conditional on new TrustZone architecture feature.
Tim Northover
2013-04-10
1
-1
/
+4
*
ARM scheduler model: Add scheduler info to more instructions and resource
Arnold Schwaighofer
2013-04-05
1
-20
/
+40
*
ARM Scheduler Model: Add resources instructions, map resources in subtargets
Arnold Schwaighofer
2013-04-01
1
-15
/
+30
*
Revert ARM Scheduler Model: Add resources instructions, map resources
Arnold Schwaighofer
2013-03-26
1
-30
/
+15
*
ARM Scheduler Model: Add resources instructions, map resources in subtargets
Arnold Schwaighofer
2013-03-26
1
-15
/
+30
*
ARM: Convenience aliases for 'srs*' instructions.
Jim Grosbach
2013-02-23
1
-0
/
+12
*
Move MRI liveouts to ARM return instructions.
Jakob Stoklund Olesen
2013-02-05
1
-1
/
+1
*
Add a special ARM trap encoding for NaCl.
Eli Bendersky
2013-01-30
1
-2
/
+26
*
Added atomic 64 min/max/umin/umax instrinsics support in the ARM backend.
Silviu Baranga
2012-11-29
1
-0
/
+12
*
Remove hard coded registers in ARM ldrexd and strexd instructions
Weiming Zhao
2012-11-16
1
-4
/
+6
*
Mark the Int_eh_sjlj_dispatchsetup pseudo instruction as clobbering all
Chad Rosier
2012-11-06
1
-13
/
+5
*
Fix a miscompilation caused by a typo. When turning a adde with negative value
Evan Cheng
2012-10-24
1
-6
/
+6
*
Add LLVM support for Swift.
Bob Wilson
2012-09-29
1
-19
/
+49
*
MOVi16 (movw) is only legal on cpus with V6T2 support. rdar://12300648
Evan Cheng
2012-09-18
1
-2
/
+4
*
Remove predicated pseudo-instructions.
Jakob Stoklund Olesen
2012-09-05
1
-42
/
+0
*
Patch to implement UMLAL/SMLAL instructions for the ARM architecture
Arnold Schwaighofer
2012-09-04
1
-11
/
+35
*
Revert r162713: "Add ATOMIC_LDR* pseudo-instructions to model atomic_load on ...
Jakob Stoklund Olesen
2012-08-28
1
-36
/
+5
*
Add ATOMIC_LDR* pseudo-instructions to model atomic_load on ARM.
Jakob Stoklund Olesen
2012-08-27
1
-5
/
+36
*
Explicitly mark LEApcrel pseudos with hasSideEffects.
Jakob Stoklund Olesen
2012-08-24
1
-0
/
+3
*
Add missing SDNPSideEffect flags.
Jakob Stoklund Olesen
2012-08-24
1
-6
/
+9
*
Fix undefined behavior (negation of INT_MIN) in ARM backend.
Richard Smith
2012-08-24
1
-1
/
+1
*
Add ADD and SUB to the predicable ARM instructions.
Jakob Stoklund Olesen
2012-08-16
1
-0
/
+4
*
Handle ARM MOVCC optimization in PeepholeOptimizer.
Jakob Stoklund Olesen
2012-08-16
1
-1
/
+1
*
Fold predicable instructions into MOVCC / t2MOVCC.
Jakob Stoklund Olesen
2012-08-15
1
-1
/
+1
*
Use vld1/vst1 to load/store f64 if alignment is < 4 and the target allows una...
Evan Cheng
2012-08-15
1
-0
/
+3
*
Add missing Rfalse operand to the predicated pseudo-instructions.
Jakob Stoklund Olesen
2012-08-15
1
-8
/
+12
*
Revert 161581: Patch to implement UMLAL/SMLAL instructions for the ARM
Arnold Schwaighofer
2012-08-12
1
-35
/
+11
*
Patch to implement UMLAL/SMLAL instructions for the ARM architecture
Arnold Schwaighofer
2012-08-09
1
-11
/
+35
*
ARM: Tidy up. Remove unused template parameters.
Jim Grosbach
2012-08-02
1
-20
/
+16
*
Fix #13241, a bug around shift immediate operand for ARM instruction ADR.
Jiangning Liu
2012-08-02
1
-0
/
+3
*
ARM: Remove redundant instalias.
Jim Grosbach
2012-08-01
1
-3
/
+0
*
Clean up formatting.
Jim Grosbach
2012-08-01
1
-5
/
+2
*
Remove variable_ops from ARM call instructions.
Jakob Stoklund Olesen
2012-07-13
1
-14
/
+11
*
(sub X, imm) gets canonicalized to (add X, -imm)
Evan Cheng
2012-06-23
1
-4
/
+14
*
ARM: Add a better diagnostic for some out of range immediates.
Jim Grosbach
2012-06-22
1
-1
/
+4
*
Rename -allow-excess-fp-precision flag to -fuse-fp-ops, and switch from a
Lang Hames
2012-06-22
1
-1
/
+2
*
Add DAG-combines for aggressive FMA formation.
Lang Hames
2012-06-19
1
-1
/
+1
*
ARM: Define generic HINT instruction.
Jim Grosbach
2012-06-18
1
-34
/
+11
*
Re-enable the CMN instruction.
Bill Wendling
2012-06-11
1
-54
/
+83
*
Fix typos found by http://github.com/lyda/misspell-check
Benjamin Kramer
2012-06-02
1
-2
/
+2
*
ARM: properly handle alignment for struct byval.
Manman Ren
2012-06-01
1
-4
/
+4
*
ARM: support struct byval in llvm
Manman Ren
2012-06-01
1
-0
/
+14
[prev]
[next]