aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target
Commit message (Expand)AuthorAgeFilesLines
...
* Silence an unused variable warning on release builds.Craig Topper2012-06-231-2/+2
* Compress flags in X86 op folding to reduce space in static tables.Craig Topper2012-06-231-16/+16
* Make helper method static since it doesn't use anything in the class.Craig Topper2012-06-231-3/+3
* Remove intrinsic specific instructions for 128-bit (V)CVTDQ2PD. Replace with ...Craig Topper2012-06-232-26/+9
* Handle aliases to tls variables in all architectures, not just x86.Rafael Espindola2012-06-232-8/+11
* (sub X, imm) gets canonicalized to (add X, -imm)Evan Cheng2012-06-233-7/+21
* ARM: Add a better diagnostic for some out of range immediates.Jim Grosbach2012-06-222-2/+13
* Add support for the PPC isel instruction.Hal Finkel2012-06-228-14/+84
* Whitespace.Chad Rosier2012-06-221-8/+8
* Revert r158679 - use case is unclear (and it increases the memory footprint).Hal Finkel2012-06-222-2/+2
* Use "NoItineraries" for processors with no itineraries.Andrew Trick2012-06-224-9/+2
* Functions calling __builtin_eh_return must have a frame pointer.Jakob Stoklund Olesen2012-06-221-1/+1
* ARM scheduling fix: don't guess at implicit operand latency.Andrew Trick2012-06-221-5/+9
* ARM scheduling fix: compute predicated implicit use properly.Andrew Trick2012-06-221-3/+1
* Rename -allow-excess-fp-precision flag to -fuse-fp-ops, and switch from aLang Hames2012-06-221-1/+2
* Convert the PPC backend to use the new FMA infrastructure.Hal Finkel2012-06-224-42/+48
* 1. fix null program output after some other changesAkira Hatanaka2012-06-213-9/+30
* Treat TargetGlobalAddress as a constant for the purpose of matching pre-inc s...Hal Finkel2012-06-211-1/+6
* The inline asm operand modifier 'c' is suppose Jack Carter2012-06-211-1/+2
* Add a missing llvm.fma -> VFNMS pattern to the ARM backend.Lang Hames2012-06-211-0/+8
* Revert r158846.Akira Hatanaka2012-06-202-128/+166
* In MipsDisassembler.cpp, instead of defining register class tables, use the onesAkira Hatanaka2012-06-202-166/+128
* Add support for generating reg+reg (indexed) pre-inc loads on PPC.Hal Finkel2012-06-204-10/+106
* Remove 'static' from inline functions defined in header files.Chandler Carruth2012-06-201-7/+7
* Add predicate check around some patterns.Craig Topper2012-06-201-35/+37
* Add predicate check around some patterns.Craig Topper2012-06-201-18/+22
* Don't insert 128-bit UNDEF into 256-bit vectors. Just keep the 256-bit vector...Craig Topper2012-06-201-3/+6
* Add DAG-combines for aggressive FMA formation.Lang Hames2012-06-192-2/+2
* Implement PPCInstrInfo::isCoalescableExtInstr().Jakob Stoklund Olesen2012-06-192-0/+19
* Have ARM ELF use correct reloc for "b" instr.Jan Wen Voung2012-06-191-5/+3
* Mark most PPC register classes to avoid write-after-write.Hal Finkel2012-06-192-0/+16
* Make MipsLongBranch::runOnMachineFunction return true.Akira Hatanaka2012-06-191-4/+4
* Use MachineBasicBlock::instr_iterator instead of MachineBasicBlock::iterator inAkira Hatanaka2012-06-191-2/+2
* Add support for generating reg+reg preinc stores on PPC.Hal Finkel2012-06-196-25/+114
* Move the support for using .init_array from ARM to the genericRafael Espindola2012-06-195-45/+19
* ARM: use NOEN loads and stores if possible when handling struct byval.Manman Ren2012-06-181-8/+42
* Allow up to 64 functional units per processor itinerary.Hal Finkel2012-06-182-2/+2
* ARM: Define generic HINT instruction.Jim Grosbach2012-06-184-50/+46
* This change handles a another case for generating the bic instruction Joel Jones2012-06-181-0/+31
* Temporarily revert r158087.Chandler Carruth2012-06-183-93/+14
* Cleanup trip-count finding for PPC CTR loops (and some bug fixes).Hal Finkel2012-06-161-86/+127
* *no need to pollute Intel syntax with bonus mnemonics; operand size is explic...Kay Tiong Khoo2012-06-161-6/+6
* Mips/AsmParser/CMakeLists.txt: Fix dependency.NAKAMURA Takumi2012-06-161-2/+1
* Fix the encoding of the armv7m (MClass) for MSR registers other than aspr,Kevin Enderby2012-06-152-21/+31
* ARM: optimization for sub+abs.Manman Ren2012-06-151-11/+6
* *fixed to separate mnemonic from operands with tabKay Tiong Khoo2012-06-151-4/+4
* Preserve <undef> flags in ARMExpandPseudo.Jakob Stoklund Olesen2012-06-151-5/+6
* Move AVX version of convert instructions that write to GPRs to the Op1 table.Craig Topper2012-06-151-9/+13
* Move X86::VCVTTSD2SIrr from the 2 operand to 1 operand MemRegOp table.Pete Cooper2012-06-141-1/+1
* Fix coding style violations. Remove white spaces and tabs.Akira Hatanaka2012-06-1418-91/+91