aboutsummaryrefslogtreecommitdiffstats
path: root/lib
Commit message (Expand)AuthorAgeFilesLines
...
* [fast-isel] Add support for the expect intrinsic.Chad Rosier2013-03-071-0/+5
* ArrayRefize some code. No functionality change.Benjamin Kramer2013-03-076-41/+29
* Hexagon: Handle i8, i16 and i1 Var Args.Jyotsna Verma2013-03-071-0/+10
* Simplify code. No functionality change.Jakub Staszak2013-03-071-3/+3
* Change NULL to 0.Jakub Staszak2013-03-071-8/+8
* ArrayRef ca accept one element. Simplify code a little bit, also it matches nowJakub Staszak2013-03-071-3/+5
* pre-RA-sched debug-only fixAndrew Trick2013-03-071-2/+4
* Hexagon: Add support to lower block address.Jyotsna Verma2013-03-074-0/+28
* pre-RA-sched assertion fix. This bug was exposed by r176037.Andrew Trick2013-03-071-3/+0
* X86: Fold EXTRACT_SUBVECTORs of a BUILD_VECTOR into a smaller BUILD_VECTOR.Benjamin Kramer2013-03-071-0/+5
* Fixed a crash when cloning a function into a function withPekka Jaaskelainen2013-03-071-3/+6
* R600/SI: rework input interpolation v2Christian Konig2013-03-0712-321/+46
* R600/SI: remove SI_vs_load_buffer_indexChristian Konig2013-03-072-15/+0
* R600/SI: remove SGPR address space v2Christian Konig2013-03-075-70/+21
* R600/SI: add proper formal parameter handling for SIChristian Konig2013-03-077-22/+163
* R600/SI: remove shader type intrinsicChristian Konig2013-03-076-18/+18
* R600/SI: switch types of SGPRs to v*i8Christian Konig2013-03-074-11/+24
* R600/SI: fix unused variable warningChristian Konig2013-03-071-1/+0
* Switch from a version 4.2/4.4 switch to a four-byte version string to be putNick Lewycky2013-03-071-23/+25
* No need to go through int64 and APInt when generating a new constant.Nadav Rotem2013-03-071-3/+3
* SDAG: Handle scalarizing an extend of a <1 x iN> vector.Jim Grosbach2013-03-072-0/+21
* Debug Info: store the files and directories for each compile unit.Manman Ren2013-03-079-33/+60
* ArrayRef has a OneElt constructor. Beautify the code.Nadav Rotem2013-03-071-2/+1
* Switch from std::vector to ArrayRef. Speedup FoldBitCast by 5x.Nadav Rotem2013-03-071-3/+3
* SimplifyCFG fix for volatile load/store.Andrew Trick2013-03-071-2/+4
* Fix two remaining issue after fixing PR15355 when CMOV is not availableMichael Liao2013-03-071-6/+22
* [mips] Custom-legalize BR_JT.Akira Hatanaka2013-03-062-1/+33
* Generalize my previous fix for -print-options.Andrew Trick2013-03-061-1/+1
* Give -loop-vectorize an explicit default.Andrew Trick2013-03-061-1/+1
* Memory Dependence Analysis (not mem-dep test) take advantage of "invariant.lo...Shuxin Yang2013-03-062-4/+19
* InstCombine: Don't shrink allocas when combining with a bitcast.Jim Grosbach2013-03-061-0/+6
* Fix PR15355Michael Liao2013-03-061-102/+182
* Use dyn_cast instead of isa && cast. No functionality change.Jakub Staszak2013-03-061-4/+4
* [mips] Remove android calling convention.Akira Hatanaka2013-03-054-19/+1
* [mips] Fix MipsCC::analyzeReturn so that, in soft-float mode, fp128 getsAkira Hatanaka2013-03-052-40/+55
* [mips] Fix MipsTargetLowering::LowerCallResult and LowerReturn to correctlyAkira Hatanaka2013-03-052-15/+74
* [mips] Fix MipsTargetLowering::LowerCall to pass fp128 arguments in floatingAkira Hatanaka2013-03-052-6/+15
* [mips] Correct handling of fp128 (long double) formals and read long doubleAkira Hatanaka2013-03-052-9/+79
* Add more functions to the TLI.Meador Inge2013-03-051-9/+212
* reverting patch 176508.Jyotsna Verma2013-03-054-28/+0
* Hexagon: Add support for lowering block address.Jyotsna Verma2013-03-054-0/+28
* R600: Do not predicate vector opVincent Lejeune2013-03-051-0/+2
* Hexagon: Expand addc, adde, subc and sube.Jyotsna Verma2013-03-051-0/+23
* Update cmake build.Benjamin Kramer2013-03-051-0/+1
* Hexagon: Use MO operand flags to mark constant extended instructions.Jyotsna Verma2013-03-053-471/+43
* Hexagon: Add encoding bits to the TFR64 instructions.Jyotsna Verma2013-03-051-20/+46
* R600: initial scheduler codeVincent Lejeune2013-03-053-1/+624
* R600: Remove LowerConstCopyPass and lower CONST_COPY right after ISel.Vincent Lejeune2013-03-055-228/+11
* R600: Turn BUILD_VECTOR into Reg_SequenceVincent Lejeune2013-03-052-1/+29
* R600: CONST_ADDRESS node is not marked as mayLoad anymoreVincent Lejeune2013-03-051-1/+1
generated by cgit v1.1 at 2025-01-25 16:39:05 +0000