aboutsummaryrefslogtreecommitdiffstats
path: root/test/CodeGen/Thumb2
Commit message (Expand)AuthorAgeFilesLines
...
* Fix these tests.Evan Cheng2009-07-242-2/+2
* Convert a test to FileCheck.Evan Cheng2009-07-241-4/+3
* Thumb2 does not allow the use of "pc" register as part of the load / store ad...Evan Cheng2009-07-232-8/+37
* Fix up ARM constant island pass for Thumb2.Evan Cheng2009-07-231-0/+22
* Do not select tSXTB / tSXTH in thumb2 mode.Evan Cheng2009-07-211-0/+34
* Fix ARM isle code that optimize multiply by constants which are power-of-2 +/...Evan Cheng2009-07-211-0/+18
* Emit cross regclass register moves for thumb2.Anton Korobeynikov2009-07-161-0/+35
* Fix detection of valid BFC immediates.David Goodwin2009-07-141-0/+6
* Don't put IT instruction before conditional branches.Evan Cheng2009-07-111-0/+19
* convert test to use FileCheck, which is much more precise and faster thanChris Lattner2009-07-101-7/+21
* Add a thumb2 pass to insert IT blocks.Evan Cheng2009-07-102-0/+2
* Use common code for both ARM and Thumb-2 instruction and register info.David Goodwin2009-07-082-3/+1
* Add rev16 test... xfail for nowDavid Goodwin2009-07-081-0/+32
* Checkpoint Thumb2 Instr info work. Generalized base code so that it can be sh...David Goodwin2009-07-081-0/+2
* Add Thumb2 movcc instructions.Evan Cheng2009-07-072-0/+71
* Add Thumb2 pkhbt / pkhtb.Evan Cheng2009-07-071-0/+73
* Add some more Thumb2 multiplication instructions.Evan Cheng2009-07-073-0/+53
* Add thumb2 sign / zero extend with rotate instructions.Evan Cheng2009-07-033-0/+127
* Added indexed stores.Evan Cheng2009-07-032-0/+39
* Sign extending pre/post indexed loads.Evan Cheng2009-07-021-1/+10
* Thumb2 pre/post indexed loads.Evan Cheng2009-07-022-0/+31
* Add PIC load and store patterns for Thumb-2.David Goodwin2009-07-013-2/+51
* Add thumb-2 store word, halfword, and byte.David Goodwin2009-06-303-0/+189
* Improve Thumb-2 jump table support.David Goodwin2009-06-301-0/+26
* A few more load instructions.Evan Cheng2009-06-303-0/+147
* Enhance tests to include shifted-register operand testing.David Goodwin2009-06-3014-19/+425
* Add Thumb-2 support for TEQ amd TST.David Goodwin2009-06-294-0/+192
* Thumb-2 testsDavid Goodwin2009-06-297-15/+65
* Rename ARMcmpNZ to ARMcmpZ and use it to represent comparisons that set only ...David Goodwin2009-06-291-0/+25
* Implement Thumb2 ldr.Evan Cheng2009-06-291-0/+59
* When possible, use "mvn ra, rb" instead of "eor ra, rb, -1" because mvn has a...David Goodwin2009-06-261-0/+11
* Thumb-2 testsDavid Goodwin2009-06-2627-15/+318
* Thumb-2 has CLZ.David Goodwin2009-06-261-0/+8
* Use "adcs/sbcs" only when the carry-out is live, otherwise use "adc/sbc".David Goodwin2009-06-263-4/+4
* More spelling Count as count.Daniel Dunbar2009-06-2612-12/+12
* Spell Count as count.Daniel Dunbar2009-06-262-2/+2
* Add Thumb-2 tests.David Goodwin2009-06-2612-2/+195
* ADC used to implement adde should use "adcs" opcode instead of "adc". David Goodwin2009-06-263-2/+40
* ORN and BIC tests.David Goodwin2009-06-262-3/+16
* Currently there is a pattern for the thumb-2 MOV 16-bit immediate instruction...David Goodwin2009-06-262-0/+41
* Fix tests: Count -> count.Evan Cheng2009-06-261-1/+1
* Fix a CodeGenDAGPatterns bug. Check if top level predicates match when it's l...Evan Cheng2009-06-261-0/+13
* Fix spelling of 'count'Daniel Dunbar2009-06-261-1/+1
* Select ADC, SBC, and RSC instead of the ADCS, SBCS, and RSCS when the carry b...Evan Cheng2009-06-251-2/+2
* Use MVN for ~t2_so_imm immediates.David Goodwin2009-06-251-0/+27
* ISD::ADDE / ISD::SUBE updates the carry bit so they should isle to ADCS and S...Evan Cheng2009-06-251-0/+16
* Add Thumb2 pc relative add.Evan Cheng2009-06-242-0/+64
* We should run these tests as well.Evan Cheng2009-06-241-0/+5
* Move thumb and thumb2 tests into separate directories.Evan Cheng2009-06-244-0/+282
generated by cgit v1.1 at 2024-12-27 01:48:06 +0000