aboutsummaryrefslogtreecommitdiffstats
path: root/test/CodeGen
Commit message (Expand)AuthorAgeFilesLines
...
* Two coalescer fixes in one.Evan Cheng2009-03-111-0/+28
* Readd test, but XFAIL it.Bill Wendling2009-03-101-0/+14
* Revert 66358 for now. It's breaking povray, 450.soplex, and 456.hmmer on x86 ...Evan Cheng2009-03-102-15/+3
* Add radar number.Bill Wendling2009-03-101-0/+2
* wire up support for emitting "special" values from inline asmChris Lattner2009-03-101-0/+6
* Fix PR3763 by using proper APInt methods instead of uint64_t's.Chris Lattner2009-03-091-0/+25
* ARM isLegalAddressImmediate should check if type is a simple type now that op...Evan Cheng2009-03-091-0/+13
* Yet another case where the spiller marked two uses of the same register on th...Evan Cheng2009-03-091-0/+18
* Recognize triplets starting with armv5-, armv6- etc. And set the ARM arch ver...Evan Cheng2009-03-081-1/+1
* If a MI uses the same register more than once, only mark one of them as 'kill'.Evan Cheng2009-03-081-0/+78
* implement an optimization to codegen c ? 1.0 : 2.0 as load { 2.0, 1.0 } + c*4. Chris Lattner2009-03-082-3/+15
* Arithmetic instructions don't set EFLAGS bits OF and CF bitsDan Gohman2009-03-071-0/+17
* Fix ScheduleDAGRRList::CopyAndMoveSuccessors' handling of nodesDan Gohman2009-03-061-0/+35
* Fix the "test" optimization to recognize "dec" as an add ofDan Gohman2009-03-052-0/+23
* Make this test more thorough. Not only should there be no %esi,Dan Gohman2009-03-051-3/+5
* Do not split edges to EH landing pads. It will cause code size explosion.Evan Cheng2009-03-051-0/+34
* Re-apply 66008, now that the unfoldMemoryOperand bug is fixed.Dan Gohman2009-03-041-0/+22
* Add a restore folder, which shaves a dozen or so machineinstrs off oggenc. U...Owen Anderson2009-03-041-1/+1
* Fix PR3666: isel calls to constant addresses.Evan Cheng2009-03-041-0/+9
* PR3686: make the legalizer handle bitcast from i80 to x86 long double.Eli Friedman2009-03-041-0/+12
* Revert r66004 for now; it's causing a variety of test failures.Dan Gohman2009-03-041-22/+0
* Rename test.Evan Cheng2009-03-041-0/+0
* Teach the x86 backend to eliminate "test" instructions by using the EFLAGSDan Gohman2009-03-041-0/+22
* Fix PR3701. 1. X86 target renamed eflags register to flags. This matches what...Evan Cheng2009-03-041-0/+17
* The DAG combiner was performing a BT combine. The BT combine had a value of -1,Bill Wendling2009-03-041-0/+37
* Fix a problem with DAGCombine on 64b targets where foldingNate Begeman2009-03-011-0/+15
* Minor optimization:Evan Cheng2009-03-012-1/+16
* Last commit accidentially deleted this code.Evan Cheng2009-02-281-0/+229
* Refactor TLS code and add some tests. The tests and expected results are:Rafael Espindola2009-02-2714-27/+132
* Make sure this test passes on linux-ppc.Evan Cheng2009-02-271-1/+1
* MachineLICM CSE should match destination register classes; avoid hoisting imp...Evan Cheng2009-02-271-0/+47
* ADDS{D|S}rr_Int and MULS{D|S}rr_Int are not commutable. The users of these in...Evan Cheng2009-02-261-0/+14
* The last commit was overly conservative. It's ok to reuse value that's alread...Evan Cheng2009-02-261-1/+1
* Revert BuildVectorSDNode related patches: 65426, 65427, and 65296.Evan Cheng2009-02-251-2/+2
* Fast-isel can't do TLS yet, so it should fall back to SDISelDan Gohman2009-02-231-0/+10
* Use the -stack-alignment option instead of using a target tripleDan Gohman2009-02-231-4/+2
* Only v1i16 (i.e. _m64) is returned via RAX / RDX.Evan Cheng2009-02-231-1/+10
* Make this test use darwin targe triple, to avoid stack traffic on linux.Nate Begeman2009-02-231-0/+2
* Generate better code for v8i16 shuffles on SSE2Nate Begeman2009-02-2311-32/+85
* Introduce the BuildVectorSDNode class that encapsulates the ISD::BUILD_VECTORScott Michel2009-02-221-2/+2
* bug 3610: Test case.Richard Pennington2009-02-221-0/+20
* If a use operand is marked isKill, don't forget to add kill to its live inter...Evan Cheng2009-02-221-0/+24
* Be bug compatible with gcc by returning MMX values in RAX.Evan Cheng2009-02-221-1/+5
* Drop bunch of half-working stuff in the ext_weak linkage support.Anton Korobeynikov2009-02-211-0/+20
* If two-address def is dead and the instruction does not define other register...Evan Cheng2009-02-211-0/+43
* Teach LSR sink to sink the immediate portion of the common expression back in...Evan Cheng2009-02-214-23/+117
* Fix strange logic in CollectIVUsers used to determine whether all uses areEvan Cheng2009-02-201-0/+44
* Support return of MMX values in 64-bit mode.Evan Cheng2009-02-201-0/+13
* Fix a crash in the pre-alloc splitter exposed by recent codegen changes.Owen Anderson2009-02-201-0/+71
* make these tests pass when run on a G5.Chris Lattner2009-02-204-5/+5