aboutsummaryrefslogtreecommitdiffstats
path: root/utils/TableGen/InstrInfoEmitter.cpp
Commit message (Expand)AuthorAgeFilesLines
...
* Fix a tblgen problem handling variable_ops in tblgen instructionDan Gohman2008-05-291-0/+12
* Add a flag to indicate that an instruction is as cheap (or cheaper) than a moveBill Wendling2008-05-281-13/+14
* Move instruction flag inference out of InstrInfoEmitter and intoDan Gohman2008-04-031-133/+4
* Make insert_subreg a two-address instruction, vastly simplifying LowerSubregs...Christopher Lamb2008-03-161-1/+2
* Remove isImplicitDef TargetInstrDesc flag.Evan Cheng2008-03-151-1/+0
* Replace all target specific implicit def instructions with a target independe...Evan Cheng2008-03-151-1/+2
* SDIsel processes llvm.dbg.declare by recording the variable debug information...Evan Cheng2008-02-021-0/+1
* Simplify the side effect stuff a bit more and make licm/sinkingChris Lattner2008-01-101-2/+1
* Start inferring side effect information more aggressively, and fix many bugs ...Chris Lattner2008-01-101-22/+33
* if an instr lacks a pattern, assume it has side effects (unless never has s-e...Chris Lattner2008-01-101-1/+4
* start inferring 'no side effects'.Chris Lattner2008-01-101-54/+57
* Infer mayloadChris Lattner2008-01-101-3/+13
* realize that instructions who match intrinsics that read memory read memory.Chris Lattner2008-01-101-3/+12
* add a mayLoad property for machine instructions, a correlary to mayStore.Chris Lattner2008-01-081-12/+12
* rename TargetInstrDescriptor -> TargetInstrDesc.Chris Lattner2008-01-071-2/+2
* Rename all the M_* flags to be namespace qualified enums, and switch Chris Lattner2008-01-071-25/+25
* rename hasVariableOperands() -> isVariadic(). Add some comments.Chris Lattner2008-01-071-3/+3
* Move M_* flags down in the file. Move SchedClass up in the Chris Lattner2008-01-071-2/+2
* the name field of instructions is never set to a non-empty string, Chris Lattner2008-01-071-3/+3
* Add predicates methods to TargetOperandInfo, and switch all clients Chris Lattner2008-01-071-3/+3
* rename isLoad -> isSimpleLoad due to evan's desire to have such a predicate.Chris Lattner2008-01-061-2/+2
* rename isStore -> mayStore to more accurately reflect what it captures.Chris Lattner2008-01-061-16/+17
* Change the 'isStore' inferrer to look for 'SDNPMayStore' Chris Lattner2008-01-061-10/+22
* set the 'isstore' flag for instructions whose pattern is an Chris Lattner2008-01-061-1/+8
* remove some old hacky code that tried to infer whether a store Chris Lattner2008-01-061-19/+49
* rearrange some code to allow inferring instr info from the pattern of the ins...Chris Lattner2008-01-061-34/+52
* final cleanups.Chris Lattner2008-01-061-4/+4
* further simplifications and cleanupChris Lattner2008-01-061-37/+57
* simplify some codeChris Lattner2008-01-061-16/+8
* split enum emission out from InstrInfoEmitter into it's own tblgen backend.Chris Lattner2008-01-061-36/+0
* tblgen shouldn't include headers from llvm codegen.Chris Lattner2007-12-301-3/+3
* remove attributions from utils.Chris Lattner2007-12-291-2/+2
* Add flags to indicate that there are "never" side effects or that there "may be"Bill Wendling2007-12-141-2/+3
* Oops. Forgot these.Evan Cheng2007-12-131-0/+1
* Add a flag for indirect branch instructions.Owen Anderson2007-11-121-0/+1
* Added TargetInstrDescriptor::numDefs - num of results.Evan Cheng2007-08-021-1/+2
* Add target independent MachineInstr's to represent subreg insert/extract in M...Christopher Lamb2007-07-261-1/+3
* Try committing again. Add OptionalDefOperand. Remove clobbersPred.Evan Cheng2007-07-101-1/+6
* ImmutablePredicateOperand is no more.Evan Cheng2007-07-061-2/+1
* Instructions with ImmutablePredicateOperand aren't really predicable since th...Evan Cheng2007-07-051-1/+2
* Revert the earlier change that removed the M_REMATERIALIZABLE machineDan Gohman2007-06-261-0/+1
* Replace M_REMATERIALIZIBLE and the newly-added isOtherReMaterializableLoadDan Gohman2007-06-191-1/+0
* Replace TargetInstrInfo::CanBeDuplicated() with a M_NOT_DUPLICABLE bit.Evan Cheng2007-06-191-0/+1
* Add clobbersPred - instruction that clobbers condition code / register which ...Evan Cheng2007-06-061-0/+1
* Rename M_PREDICATED to M_PREDICABLE; opcode can be specified isPredicable wit...Evan Cheng2007-05-161-1/+1
* Mark all (not just the first) predicate operand M_PREDICATE_OPERAND.Evan Cheng2007-05-151-1/+1
* Recognize target instruction flag 'isReMaterializable'.Evan Cheng2007-03-191-0/+1
* Files missing from LABEL check in.Jim Laskey2007-01-261-1/+3
* What should be the last unnecessary <iostream>s in the library.Bill Wendling2006-12-071-2/+2
* Add opcode to TargetInstrDescriptor.Evan Cheng2006-11-171-3/+4
generated by cgit v1.1 at 2025-01-26 19:32:38 +0000