summaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* radeon/r200/r300: cleanup some of the renderbuffer codeDave Airlie2009-03-198-80/+71
|
* radeon: fix up locking like the intel driver for pageflip/swapsDave Airlie2009-03-191-5/+6
|
* Fixup previous commit.Michel Dänzer2009-03-161-3/+2
| | | | | radeonScheduleSwap() already takes the lock in the SwapBuffers case, only the CopySubBuffer case was missing it.
* radeon: Take the hardware lock for swaps and flips.Michel Dänzer2009-03-161-0/+3
| | | | Otherwise they fail with AIGLX at least.
* radeon: remove unused linesDave Airlie2009-03-101-3/+0
|
* r200: enable hw clearsDave Airlie2009-03-102-19/+234
|
* r300: emit texture in GTT or VRAMDave Airlie2009-03-091-2/+2
|
* r300: move firevertices out into the main place its needed.Dave Airlie2009-03-094-4/+2
| | | | This fixes a hang on context destruction on rs690
* radeon: fix cut-n-paste typoDave Airlie2009-03-081-1/+1
|
* rs690: fix r300 swtcl bug in DMA code.Dave Airlie2009-03-071-2/+9
| | | | | | | | When we finish emitting swtcl objects, we request space in the cmdbuf, and flush if no space exists. However in this case we also flush the DMA buffer we just put the vertices we wanted to send in. This checks in advance if we have space in the buffer.
* r300: fix uninit variable warningDave Airlie2009-03-061-2/+1
|
* r300: fix swtcl codepathsDave Airlie2009-03-061-6/+18
|
* radeon: implement userspace clearsDave Airlie2009-03-062-29/+238
| | | | | | | | This is pretty much Eric Anholts implementation of clear using the GL state machine from the Intel drivers. It works quite well for now for us, probably could do with trying to use Z engine for clears.
* r200: cs emit state fixupsDave Airlie2009-03-061-4/+6
|
* r200: remove depth check for dri2Dave Airlie2009-03-061-4/+1
|
* r200: temporary sw clear codeDave Airlie2009-03-061-1/+18
|
* radeon: use t->bo to figure out of settexbuffer override is in actionDave Airlie2009-03-052-1/+5
|
* r200: port over state emits for kms from radeonDave Airlie2009-03-051-10/+67
| | | | this needs testing on real hw
* r200: add set tex buffer supportDave Airlie2009-03-063-3/+111
|
* radeon: r100 clean up CS packet size calcDave Airlie2009-03-041-4/+3
|
* radeon: settexbuffer supportDave Airlie2009-03-044-1/+119
| | | | This gets DRI2 compiz going
* radeon: fix texturing for r100Dave Airlie2009-03-041-9/+66
|
* radeon: use swrast clear - fail on depthDave Airlie2009-03-041-54/+103
| | | | need to write real hw user clear
* radeon: fixup some segfaults/exit at startupDave Airlie2009-03-042-6/+4
|
* radeon: remove debuggingDave Airlie2009-03-031-1/+0
|
* radeon: refactor framebuffer code like intelDave Airlie2009-03-0317-565/+612
| | | | | this is a step towards fbos and should fix pageflipping, but I think the first flip seems broken.
* R300: add support for RS600 chipsAlex Deucher2009-02-272-1/+11
|
* R300: set the number of GB pipes on all r3xx-r5xx chipsAlex Deucher2009-02-271-1/+1
|
* r300: make ste text buffer work with > 2048 on r500Dave Airlie2009-02-271-0/+7
|
* radeon: add more fbconfigsDave Airlie2009-02-271-2/+56
| | | | this makes glxgears get its background back when running under DRI2
* r300: remove depth offset exits in favour of rrb depth changesDave Airlie2009-02-272-27/+30
|
* r200: fixup emit sizes for kmsDave Airlie2009-02-271-0/+6
|
* r200: port over cs emit changes from radeonDave Airlie2009-02-272-89/+48
|
* radeon: fixup old packets emission for CS caseDave Airlie2009-02-261-3/+35
|
* r100: fixup kms state emissionsDave Airlie2009-02-261-2/+38
|
* radeon: avoid page flip code in DRI2Dave Airlie2009-02-261-1/+2
|
* radeon: enable DRI2 for r100Dave Airlie2009-02-261-0/+1
|
* radeon: move CB/ZB state init into emit codeDave Airlie2009-02-261-82/+51
| | | | | This removes the use of the sarea for this stuff so makes DRI2 easier and emits the CB/ZB info in the correct place
* r300: fixup texture state emission for kms pathDave Airlie2009-02-261-0/+13
|
* r300: don't call page flip on DRI2Dave Airlie2009-02-261-1/+2
|
* r300: don't flush VAP too often.Dave Airlie2009-02-264-8/+22
| | | | | Flush the VAP the first time for each state atom we upload new VAP data
* r300: drop r300Flush for the generic oneDave Airlie2009-02-253-25/+2
|
* r300: fix bo ref/unref, plugs DRI handle leaksDave Airlie2009-02-242-1/+12
|
* r300: fixup old setTexOffset DRI1 extensionDave Airlie2009-02-233-22/+14
|
* radeon: add more debug info to the flush debugDave Airlie2009-02-231-1/+1
|
* r300: revert back autostate change on cacheflush emitDave Airlie2009-02-231-1/+1
|
* r300: use OUT_BATCH_REGVAL in a few more placesDave Airlie2009-02-232-14/+13
|
* r300: set u to 0 so debug logs are easier to readDave Airlie2009-02-231-0/+8
|
* radeon: stabilise r300 driver like the F10 mesa bufmgrDave Airlie2009-02-231-2/+3
| | | | | | For some reason flushs caused by this CS needs flush hook, caused the chip to lockup on r300 under compiz, whereas the F10 driver was rock solid.
* radeon: add some debugging for flush ioctlsDave Airlie2009-02-231-0/+11
|
generated by cgit v1.1 at 2024-08-01 10:09:54 +0000