| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | MIPS: Enable CLO / CLZ instructions via separate CPU property | Ralf Baechle | 2009-05-14 | 1 | -2/+2 |
| | | | | | | | | This is useful for IDT RC32332, RC32334 and NEC VR5500 processors which do not implement the full MIPS32 / MIPS64 architecture. Signed-off-by: Ralf Baechle <ralf@linux-mips.org> | ||||
| * | MIPS: Clean up MIPSxx-optimized bitop functions | Ralf Baechle | 2008-10-30 | 1 | -38/+76 |
| | | | | | Signed-off-by: Ralf Baechle <ralf@linux-mips.org> | ||||
| * | MIPS: Move headfiles to new location below arch/mips/include | Ralf Baechle | 2008-10-11 | 1 | -0/+672 |
| Signed-off-by: Ralf Baechle <ralf@linux-mips.org> | |||||
 |
index : kernel_goldelico_gta04.git | |
| kernel/goldelico/gta04 | git repository hosting |
| aboutsummaryrefslogtreecommitdiffstats |