summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorTsiChung Liew <Tsi-Chung.Liew@freescale.com>2008-03-17 12:09:07 -0500
committerTsiChung Liew <Tsi-Chung.Liew@freescale.com>2008-03-31 15:17:10 -0500
commit77878f16cedee17161ff2336990970fffc6cea35 (patch)
treecb63e6abb0c8555738f53b4e8f11fb8925399c27
parent43d60642395a550956cb21d287c8cfa563913d28 (diff)
downloadbootable_bootloader_goldelico_gta04-77878f16cedee17161ff2336990970fffc6cea35.zip
bootable_bootloader_goldelico_gta04-77878f16cedee17161ff2336990970fffc6cea35.tar.gz
bootable_bootloader_goldelico_gta04-77878f16cedee17161ff2336990970fffc6cea35.tar.bz2
ColdFire: Fix second memory Chipselect for M5475EVB
Signed-off-by: TsiChung Liew <Tsi-Chung.Liew@freescale.com> Acked-by: John Rigby <jrigby@freescale.com>
-rw-r--r--board/freescale/m547xevb/m547xevb.c3
1 files changed, 3 insertions, 0 deletions
diff --git a/board/freescale/m547xevb/m547xevb.c b/board/freescale/m547xevb/m547xevb.c
index 0286084..539da78 100644
--- a/board/freescale/m547xevb/m547xevb.c
+++ b/board/freescale/m547xevb/m547xevb.c
@@ -43,6 +43,9 @@ long int initdram(int board_type)
volatile siu_t *siu = (siu_t *) (MMAP_SIU);
volatile sdram_t *sdram = (volatile sdram_t *)(MMAP_SDRAM);
u32 dramsize, i;
+#ifdef CFG_DRAMSZ1
+ u32 temp;
+#endif
siu->drv = CFG_SDRAM_DRVSTRENGTH;