summaryrefslogtreecommitdiffstats
path: root/board/canmb
diff options
context:
space:
mode:
authorwdenk <wdenk>2005-04-20 12:36:05 +0000
committerwdenk <wdenk>2005-04-20 12:36:05 +0000
commitec0ca73190450d8d063c102fc652a0bdbc78aac2 (patch)
tree5f518c424f6ed88d7d429079faa2f16a990e3f2f /board/canmb
parentb2323ea6f9ae478680baa964bdd97d8567507e91 (diff)
downloadbootable_bootloader_goldelico_gta04-ec0ca73190450d8d063c102fc652a0bdbc78aac2.zip
bootable_bootloader_goldelico_gta04-ec0ca73190450d8d063c102fc652a0bdbc78aac2.tar.gz
bootable_bootloader_goldelico_gta04-ec0ca73190450d8d063c102fc652a0bdbc78aac2.tar.bz2
Cleanup serial console baudrate calculation on AT91RM9200
Diffstat (limited to 'board/canmb')
-rw-r--r--board/canmb/mt48lc16m32s2-75.h43
1 files changed, 43 insertions, 0 deletions
diff --git a/board/canmb/mt48lc16m32s2-75.h b/board/canmb/mt48lc16m32s2-75.h
new file mode 100644
index 0000000..ffdf039
--- /dev/null
+++ b/board/canmb/mt48lc16m32s2-75.h
@@ -0,0 +1,43 @@
+/*
+ * (C) Copyright 2004
+ * Mark Jonas, Freescale Semiconductor, mark.jonas@motorola.com.
+ *
+ * See file CREDITS for list of people who contributed to this
+ * project.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+#define SDRAM_DDR 0 /* is SDR */
+
+#if defined(CONFIG_MPC5200)
+/* Settings for XLB = 132 MHz */
+#define SDRAM_MODE 0x00CD0000
+#define SDRAM_CONTROL 0x504F0000
+#define SDRAM_CONFIG1 0xD2322800
+#define SDRAM_CONFIG2 0x8AD70000
+
+#elif defined(CONFIG_MGT5100)
+/* Settings for XLB = 66 MHz */
+#define SDRAM_MODE 0x008D0000
+#define SDRAM_CONTROL 0x504F0000
+#define SDRAM_CONFIG1 0xC2222600
+#define SDRAM_CONFIG2 0x88B70004
+#define SDRAM_ADDRSEL 0x02000000
+
+#else
+#error Neither CONFIG_MPC5200 or CONFIG_MGT5100 defined
+#endif