diff options
author | wdenk <wdenk> | 2003-03-26 06:55:25 +0000 |
---|---|---|
committer | wdenk <wdenk> | 2003-03-26 06:55:25 +0000 |
commit | dc7c9a1a52403093b9e4aef14ac4c5c014386e57 (patch) | |
tree | 4ca643323e3e7c96efd12190ec9bf10142acb375 /board/dnp1110/memsetup.S | |
parent | 10f670178cce29d7f078ca622f0eeafd6903748a (diff) | |
download | bootable_bootloader_goldelico_gta04-dc7c9a1a52403093b9e4aef14ac4c5c014386e57.zip bootable_bootloader_goldelico_gta04-dc7c9a1a52403093b9e4aef14ac4c5c014386e57.tar.gz bootable_bootloader_goldelico_gta04-dc7c9a1a52403093b9e4aef14ac4c5c014386e57.tar.bz2 |
* Patch by Rick Bronson, 16 Mar 2003:
Add support for Atmel AT91RM9200DK w/NAND
* Patches by Robert Schwebel, 19 Mar 2003:
- use arm-linux-gcc as default compiler for ARM
- fix i2c fixup code
- fix missing baudrate setting
- added $loadaddr / CFG_LOAD_ADDR support to loadb
- moved "ignoring trailing characters" _before_ u-boot wants to
print out diagnostics messages; removes bogus characters at the
end of transmission
* Patch by John Zhan, 18 Mar 2003:
Add support for SinoVee Microsystems SC8xx boards
* Patch by Rolf Offermanns, 21 Mar 2003:
ported the dnp1110 related changes from the current armboot cvs to
current u-boot cvs. smc91111 does not work. problem marked in
smc91111.c, grep for "FIXME".
* Patch by Brian Auld, 25 Mar 2003:
Add support for STM flash chips on ebony board
* Add PCI support for MPC8250 Boards (PM825 module)
* Patch by Stefan Roese, 25 Mar 2003:
Diffstat (limited to 'board/dnp1110/memsetup.S')
-rw-r--r-- | board/dnp1110/memsetup.S | 118 |
1 files changed, 79 insertions, 39 deletions
diff --git a/board/dnp1110/memsetup.S b/board/dnp1110/memsetup.S index bebd697..6539c20 100644 --- a/board/dnp1110/memsetup.S +++ b/board/dnp1110/memsetup.S @@ -25,8 +25,8 @@ -#include <config.h> -#include <version.h> +#include "config.h" +#include "version.h" /* some parameters for the board */ @@ -34,63 +34,103 @@ MEM_BASE: .long 0xa0000000 MEM_START: .long 0xc0000000 -#define MDCNFG 0x00 -#define MDCAS0 0x04 -#define MDCAS1 0x08 -#define MDCAS2 0x0c -#define MSC0 0x10 -#define MSC1 0x14 -#define MECR 0x18 - -mdcas0: .long 0xc71c703f -mdcas1: .long 0xffc71c71 -mdcas2: .long 0xffffffff -/* mdcnfg: .long 0x0bb2bcbf */ -mdcnfg: .long 0x0334b22f @ alt -/* mcs0: .long 0xfff8fff8 */ -msc0: .long 0xad8c4888 @ alt -mecr: .long 0x00060006 -/* mecr: .long 0x994a994a @ alt */ +#define MDCNFG 0x00 +#define MDCAS00 0x04 /* CAS waveform rotate reg 0 */ +#define MDCAS01 0x08 /* CAS waveform rotate reg 1 bank */ +#define MDCAS02 0x0C /* CAS waveform rotate reg 2 bank */ +#define MDREFR 0x1C /* DRAM refresh control reg */ +#define MDCAS20 0x20 /* CAS waveform rotate reg 0 bank */ +#define MDCAS21 0x24 /* CAS waveform rotate reg 1 bank */ +#define MDCAS22 0x28 /* CAS waveform rotate reg 2 bank */ +#define MECR 0x18 /* Expansion memory (PCMCIA) bus configuration register */ +#define MSC0 0x10 /* static memory control reg 0 */ +#define MSC1 0x14 /* static memory control reg 1 */ +#define MSC2 0x2C /* static memory control reg 2 */ +#define SMCNFG 0x30 /* SMROM configuration reg */ + +mdcas00: .long 0x5555557F +mdcas01: .long 0x55555555 +mdcas02: .long 0x55555555 +mdcas20: .long 0x5555557F +mdcas21: .long 0x55555555 +mdcas22: .long 0x55555555 +mdcnfg: .long 0x0000B25C +mdrefr: .long 0x007000C1 +mecr: .long 0x10841084 +msc0: .long 0x00004774 +msc1: .long 0x00000000 +msc2: .long 0x00000000 +smcnfg: .long 0x00000000 /* setting up the memory */ .globl memsetup memsetup: - ldr r0, MEM_BASE - /* Setup the flash memory */ - ldr r1, msc0 - str r1, [r0, #MSC0] + ldr r0, MEM_BASE /* Set up the DRAM */ - /* MDCAS0 */ - ldr r1, mdcas0 - str r1, [r0, #MDCAS0] + /* MDCAS00 */ + ldr r1, mdcas00 + str r1, [r0, #MDCAS00] - /* MDCAS1 */ - ldr r1, mdcas1 - str r1, [r0, #MDCAS1] + /* MDCAS01 */ + ldr r1, mdcas01 + str r1, [r0, #MDCAS01] - /* MDCAS2 */ - ldr r1, mdcas2 - str r1, [r0, #MDCAS2] + /* MDCAS02 */ + ldr r1, mdcas02 + str r1, [r0, #MDCAS02] - /* MDCNFG */ - ldr r1, mdcnfg - str r1, [r0, #MDCNFG] + /* MDCAS20 */ + ldr r1, mdcas20 + str r1, [r0, #MDCAS20] + + /* MDCAS21 */ + ldr r1, mdcas21 + str r1, [r0, #MDCAS21] + + /* MDCAS22 */ + ldr r1, mdcas22 + str r1, [r0, #MDCAS22] + + /* MDREFR */ + ldr r1, mdrefr + str r1, [r0, #MDREFR] /* Set up PCMCIA space */ ldr r1, mecr str r1, [r0, #MECR] - /* Load something to activate bank */ - ldr r1, MEM_START + /* Setup the flash memory and other */ + ldr r1, msc0 + str r1, [r0, #MSC0] + ldr r1, msc1 + str r1, [r0, #MSC1] + + ldr r1, msc2 + str r1, [r0, #MSC2] + + ldr r1, smcnfg + str r1, [r0, #SMCNFG] + + /* MDCNFG */ + ldr r1, mdcnfg + bic r1, r1, #0x00000001 + str r1, [r0, #MDCNFG] + + /* Load something to activate bank */ + ldr r2, MEM_START .rept 8 - ldr r0, [r1] + ldr r1, [r2] .endr + /* MDCNFG */ + ldr r1, mdcnfg + orr r1, r1, #0x00000001 + str r1, [r0, #MDCNFG] + /* everything is fine now */ mov pc, lr - |