summaryrefslogtreecommitdiffstats
path: root/cpu/mpc85xx/spd_sdram.c
Commit message (Expand)AuthorAgeFilesLines
* FSL DDR: Remove old SPD support from cpu/mpc85xxKumar Gala2008-08-271-1154/+0
* 85xx/86xx: Move to dynamic mgmt of LAWsKumar Gala2008-06-111-1/+1
* 85xx/86xx: Rename ext_refrec to timing_cfg_3 to match docsKumar Gala2008-04-291-2/+2
* 85xx: Use SVR_SOC_VER instead of SVR_VERKumar Gala2008-04-111-1/+1
* 85xx: Introduce new tlb APIKumar Gala2008-01-171-13/+3
* 85xx: Remove old style of LAW initKumar Gala2008-01-161-10/+0
* 85xx: Move LAW init code into CKumar Gala2008-01-161-0/+8
* Reworked FSL Book-E TLB macros to be more readableKumar Gala2008-01-091-13/+10
* Handle Asynchronous DDR clock on 85xxKumar Gala2007-12-111-3/+3
* Stop using immap_t on 85xxKumar Gala2007-12-111-6/+3
* Stop using immap_t for guts offset on 85xxKumar Gala2007-12-111-1/+1
* Empirically set cpo and clk_adjust for mpc85xx DDR2 supportHaiying Wang2007-08-141-5/+7
* MPC85xx BA bits not set for 3-bit bank address DIMMAndy Fleming2007-08-141-1/+6
* 85xx allow debugger to configure ddr.Ed Swarthout2007-08-141-3/+45
* Support 1G size on 8548Andy Fleming2007-04-231-2/+9
* Only set ddrioovcr for 8548 rev1.Andy Fleming2007-04-231-6/+7
* Tweak DDR ECC error counterAndy Fleming2007-04-231-2/+5
* Code cleanupWolfgang Denk2006-10-241-1/+1
* Coding style changes to remove local varible blocksJon Loeliger2006-10-101-70/+64
* Fix style issues primarily in 85xx and 83xx boards.Jon Loeliger2005-08-011-2/+2
* * Patch by Jon Loeliger, 2005-05-05Jon Loeliger2005-07-251-219/+877
* Patches by Josef Wagner, 29 Oct 2004:wdenk2005-04-031-11/+3
* Patch by Jon Loeliger, 16 Jul 2004:wdenk2004-08-011-139/+263
* Patches Part 1 by Jon Loeliger, 11 May 2004:wdenk2004-06-091-140/+176
* * Patches by Xianghua Xiao, 15 Oct 2003:wdenk2003-10-151-0/+308
generated by cgit v1.1 at 2024-12-26 10:51:22 +0000