summaryrefslogtreecommitdiffstats
path: root/u-boot/board/mx1ads/lowlevel_init.S
blob: a7400b3ddbbb3d68a9c9404fe48c2a960faa3ca2 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
/*
 * board/mx1ads/lowlevel_init.S
 *
 * (c) Copyright 2004
 * Techware Information Technology, Inc.
 * http://www.techware.com.tw/
 *
 * Ming-Len Wu <minglen_wu@techware.com.tw>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */

#include <config.h>
#include <version.h>

#define SDCTL0			0x221000
#define SDCTL1			0x221004


_TEXT_BASE:
	.word	CONFIG_SYS_TEXT_BASE

.globl lowlevel_init
lowlevel_init:
/* memory controller init		*/

	ldr  r1, =SDCTL0

/*  Set Precharge Command		*/

	ldr  r3, =0x92120200
/*	ldr  r3, =0x92120251
*/
	str  r3, [r1]

/* Issue Precharge All Commad		*/
	ldr  r3, =0x8200000
	ldr  r2, [r3]

/* Set AutoRefresh Command		*/
	ldr  r3, =0xA2120200
	str  r3, [r1]

/* Issue AutoRefresh Command		*/
	ldr  r3, =0x8000000
	ldr  r2, [r3]
	ldr  r2, [r3]
	ldr  r2, [r3]
	ldr  r2, [r3]
	ldr  r2, [r3]
	ldr  r2, [r3]
	ldr  r2, [r3]
	ldr  r2, [r3]

/* Set Mode Register			*/
	ldr  r3, =0xB2120200
	str  r3, [r1]

/* Issue Mode Register Command		*/
	ldr  r3, =0x08111800	/* Mode Register Value		*/
	ldr  r2, [r3]

/* Set Normal Mode			*/
	ldr  r3, =0x82124200
	str  r3, [r1]

/* everything is fine now		*/
	mov	pc, lr