| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
|
|
|
|
|
| |
On x86 there was still a size mismatch due to x86-32 structs not following
natural alignment for 64-bit values. Force the alignment of the union.
Also, there appeared to be some padding on the end, so move the union to
the end of the struct.
Signed-off-by: Rob Herring <robh@kernel.org>
|
|
|
|
|
|
| |
Mesa EGL needs to retrieve prime fds from gralloc handles.
Signed-off-by: Rob Herring <robh@kernel.org>
|
|
|
|
|
|
|
| |
gralloc_drm_handle_t size differs for 32/64 bit process. thus on
x86_64, this will crash any 32bit app, add propper padding.
Change-Id: I03663b36dd841bf69c84973fd2f5e99741317c15
|
|\ |
|
| |
| |
| |
| |
| |
| |
| |
| |
| | |
As highlighted by pstglia current definition of GRALLOC_DRM_HANDLE_NUM_INTS
causes issues with 64-bit, because a pointer is accounted as having size of
an integer, which is not applicable to 64-bit pointer
The same definition adopted in AOSP hardware/drm_gralloc master branch has
been used, without changing the structure of gralloc_drm_handle_t.
|
|/
|
|
| |
This reverts commit 3e00d3255ba6de08761a6b8f40b838680d502d0b.
|
|
|
|
|
|
|
| |
Just change the 'data' field of gralloc_drm_handle_t
to be a pointer to struct gralloc_drm_bo_t.
Fix some warnings as well.
|
|
|
|
|
|
|
|
|
| |
Reduces need to build with drm_gralloc headers elsewhere in tree.
Returning to system/graphics.h approach.
Change-Id: I26717cfe0a9a83ab263c26803e2849eb55560696
Depends-Change-Id: I405398b172fab19949fef33c89a60132b1bd0ea9
Signed-off-by: Sean V Kelley <sean.v.kelley@intel.com>
|
|
|
|
|
| |
Change-Id: Ifdf23b59542152c364d3ed010a4cc82bbf1a0103
Signed-off-by: Chih-Wei Huang <cwhuang@linux.org.tw>
|
|
|
|
|
|
|
|
|
| |
This is done so that we should not have to do it dynamically during
composition. This information will be used later with hwcomposer module
when using planes for composition.
Change-Id: I2b6716fe9a8da81050645900c6c0955385946991
Signed-off-by: Tapani Pälli <tapani.palli@intel.com>
|
|
|
|
|
|
|
|
|
|
| |
This patch reverts earlier cca14cfd... and introduces a new hw
specific hook to query yuv components offsets which can vary
between different hw, decoders, cameras etc.
Change-Id: Ib60bc8ee28df7bc9425b6d7934294fe36fc55354
Depends-Change-Id: I1aa5368b21e588d5d711c1005fff2a5296e143a0
Signed-off-by: Tapani Pälli <tapani.palli@intel.com>
|
|
|
|
|
|
|
|
| |
Patch adds add api for mesa to query component offsets for
yuv buffer handles.
Change-Id: Ib477627ad812f5b6352665d00fb2bb3b10fe5b8e
Signed-off-by: Tapani Pälli <tapani.palli@intel.com>
|
| |
|
|
|