summaryrefslogtreecommitdiffstats
path: root/gralloc_drm_radeon.c
Commit message (Collapse)AuthorAgeFilesLines
* Maintain a list of connector outputsWuZhen2016-06-271-2/+2
| | | | | | Refactor code to support multiple mirrored outputs following code. Change-Id: I60781d707ae68db2dbd2c4c4122b9183633a74be
* Correct the casting type for radeon drm callsPaulo Sergio Travaglia2015-07-261-2/+2
| | | | | | | | It could be wrong to cast a pointer to a long type (32-bit signed integer) and extend it to a uint64_t (64-bit unsigned integer). Cast it to uintptr_t as the xorg-video-ati does.
* all: Cleanup duplicated macros.Emil Velikov2015-01-221-2/+0
| | | | | | | - Move MAX macro to gralloc_drm.h - Drop the freedreno's duplicated ALIGN macro. Signed-off-by: Emil Velikov <emil.l.velikov@gmail.com>
* radeon: fix tiling config for family older than 06xxpstglia2014-05-191-4/+9
|
* gralloc: cleanup, use ALIGN macroTapani Pälli2013-05-031-1/+0
| | | | | Change-Id: I029aafe5a99393a4c0f7ff87f422317621fada12 Signed-off-by: Tapani Pälli <tapani.palli@intel.com>
* gralloc_drm: fix building errors with latest mesaChih-Wei Huang2013-04-111-2/+2
| | | | | Change-Id: Ifdf23b59542152c364d3ed010a4cc82bbf1a0103 Signed-off-by: Chih-Wei Huang <cwhuang@linux.org.tw>
* Change all occurances of LOGE to ALOGE, LOGW to ALOGW and LOGI to ALOGI due ↵Charles Johnson2012-07-101-10/+10
| | | | | | | | | | | | | | | | to change in Jelly Bean. Signed-off-by: Charles Johnson <charles.f.johnson@intel.com> modified: gralloc.c modified: gralloc_drm.c modified: gralloc_drm_intel.c modified: gralloc_drm_kms.c modified: gralloc_drm_nouveau.c modified: gralloc_drm_pipe.c modified: gralloc_drm_radeon.c Change-Id: Idd9e533eab366d9f9dc199d961891255a66384a2
* add support for YUV formatsChia-I Wu2011-10-271-6/+7
|
* fix build errorsChia-I Wu2011-08-291-1/+1
| | | | Introduced by the last commit.
* radeon: use a table to detect chip familyChia-I Wu2011-08-101-19/+21
|
* add support for debug.drm.modeChia-I Wu2011-07-301-1/+9
| | | | The mode string is "<xres>x<yres>[@<bpp>]".
* radeon: zero the newly allocated boChia-I Wu2011-07-181-0/+13
|
* radeon: refactor bo allocationChia-I Wu2011-07-181-50/+58
|
* radeon: verbose debug messages on errorsChia-I Wu2011-07-181-6/+16
|
* radeon: enable tilingChia-I Wu2011-07-181-10/+19
|
* radeon: detect chip familyChia-I Wu2011-07-151-115/+247
| | | | This should not change the behavior in any way.
* let drivers decide the fb formatChia-I Wu2011-07-111-0/+1
|
* initial commitChia-I Wu2011-06-121-0/+366