aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorJim Grosbach <grosbach@apple.com>2010-06-02 15:29:36 +0000
committerJim Grosbach <grosbach@apple.com>2010-06-02 15:29:36 +0000
commit086723d244952aee690a8aa39485a0fa0d3a7700 (patch)
treee41a55b3ec8b9a1a54498060fd226dc34f53a6b4
parentb26f27969ec895ff14f755e70f3a205460e96cf2 (diff)
downloadexternal_llvm-086723d244952aee690a8aa39485a0fa0d3a7700.zip
external_llvm-086723d244952aee690a8aa39485a0fa0d3a7700.tar.gz
external_llvm-086723d244952aee690a8aa39485a0fa0d3a7700.tar.bz2
Not all entries in the range will have an SUnit. Check for that when looking
for debug information. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@105324 91177308-0d34-0410-b5e6-96231b3b80d8
-rw-r--r--lib/CodeGen/AggressiveAntiDepBreaker.cpp1
-rw-r--r--lib/CodeGen/CriticalAntiDepBreaker.cpp1
2 files changed, 2 insertions, 0 deletions
diff --git a/lib/CodeGen/AggressiveAntiDepBreaker.cpp b/lib/CodeGen/AggressiveAntiDepBreaker.cpp
index 84b226b..727e8f9 100644
--- a/lib/CodeGen/AggressiveAntiDepBreaker.cpp
+++ b/lib/CodeGen/AggressiveAntiDepBreaker.cpp
@@ -909,6 +909,7 @@ unsigned AggressiveAntiDepBreaker::BreakAntiDependencies(
// information related to the anti-dependency register, make
// sure to update that as well.
const SUnit *SU = MISUnitMap[Q->second.Operand->getParent()];
+ if (!SU) continue;
for (unsigned i = 0, e = SU->DbgInstrList.size() ; i < e ; ++i) {
MachineInstr *DI = SU->DbgInstrList[i];
assert (DI->getNumOperands()==3 && DI->getOperand(0).isReg() &&
diff --git a/lib/CodeGen/CriticalAntiDepBreaker.cpp b/lib/CodeGen/CriticalAntiDepBreaker.cpp
index 5eabe65..42cc448 100644
--- a/lib/CodeGen/CriticalAntiDepBreaker.cpp
+++ b/lib/CodeGen/CriticalAntiDepBreaker.cpp
@@ -530,6 +530,7 @@ BreakAntiDependencies(const std::vector<SUnit>& SUnits,
// related to the anti-dependency register, make sure to update that
// as well.
const SUnit *SU = MISUnitMap[Q->second->getParent()];
+ if (!SU) continue;
for (unsigned i = 0, e = SU->DbgInstrList.size() ; i < e ; ++i) {
MachineInstr *DI = SU->DbgInstrList[i];
assert (DI->getNumOperands()==3 && DI->getOperand(0).isReg() &&