aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorNate Begeman <natebegeman@mac.com>2006-02-03 22:38:07 +0000
committerNate Begeman <natebegeman@mac.com>2006-02-03 22:38:07 +0000
commit244d1dccd11fc4b35f6d90e08631cc40f722ff95 (patch)
tree69393cb9f227d8aa3326214cc5e621728454c6d9
parentde99629e2ae8cd7cc731328d2ad6ed6b8e759f2c (diff)
downloadexternal_llvm-244d1dccd11fc4b35f6d90e08631cc40f722ff95.zip
external_llvm-244d1dccd11fc4b35f6d90e08631cc40f722ff95.tar.gz
external_llvm-244d1dccd11fc4b35f6d90e08631cc40f722ff95.tar.bz2
Implement some feedback from sabre
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@25946 91177308-0d34-0410-b5e6-96231b3b80d8
-rw-r--r--lib/CodeGen/SelectionDAG/TargetLowering.cpp10
1 files changed, 5 insertions, 5 deletions
diff --git a/lib/CodeGen/SelectionDAG/TargetLowering.cpp b/lib/CodeGen/SelectionDAG/TargetLowering.cpp
index 8951490..5a191d9 100644
--- a/lib/CodeGen/SelectionDAG/TargetLowering.cpp
+++ b/lib/CodeGen/SelectionDAG/TargetLowering.cpp
@@ -135,14 +135,14 @@ const char *TargetLowering::getTargetNodeName(unsigned Opcode) const {
/// set operation such as a sign extend or or/xor with constant whose only
/// use is Op. If it returns true, the old node that sets bits which are
/// not demanded is returned in Old, and its replacement node is returned in
-/// New, such that callers of SetBitsAreZero may call CombineTo on them if
+/// New, such that callers of DemandedBitsAreZero may call CombineTo on them if
/// desired.
bool TargetLowering::DemandedBitsAreZero(const SDOperand &Op, uint64_t Mask,
SDOperand &Old, SDOperand &New,
SelectionDAG &DAG) {
// If the operation has more than one use, we're not interested in it.
// Tracking down and checking all uses would be problematic and slow.
- if (!Op.hasOneUse())
+ if (!Op.Val->hasOneUse())
return false;
switch (Op.getOpcode()) {
@@ -164,11 +164,11 @@ bool TargetLowering::DemandedBitsAreZero(const SDOperand &Op, uint64_t Mask,
MVT::ValueType EVT = cast<VTSDNode>(Op.getOperand(1))->getVT();
unsigned ExtendBits = MVT::getSizeInBits(EVT);
// If we're extending from something smaller than MVT::i64 and all of the
- // sign extension bits are masked, return true and set New to be a zero
- // extend inreg from the same type.
+ // sign extension bits are masked, return true and set New to be the
+ // first operand, since we no longer care what the high bits are.
if (ExtendBits < 64 && ((Mask & (~0ULL << ExtendBits)) == 0)) {
Old = Op;
- New = DAG.getZeroExtendInReg(Op.getOperand(0), EVT);
+ New = Op.getOperand(0);
return true;
}
break;