aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorChad Rosier <mcrosier@apple.com>2011-11-17 01:16:53 +0000
committerChad Rosier <mcrosier@apple.com>2011-11-17 01:16:53 +0000
commit3bdb3c9b511b89d38696587d61b82949e06a7729 (patch)
treebc6d095cd32299c6f1b9e6bc25341816630ff3c3
parentd224c7879ae71979e8b9675b38e9a16310560dc3 (diff)
downloadexternal_llvm-3bdb3c9b511b89d38696587d61b82949e06a7729.zip
external_llvm-3bdb3c9b511b89d38696587d61b82949e06a7729.tar.gz
external_llvm-3bdb3c9b511b89d38696587d61b82949e06a7729.tar.bz2
Don't unconditionally set the kill flag.
rdar://10456186 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@144872 91177308-0d34-0410-b5e6-96231b3b80d8
-rw-r--r--lib/Target/ARM/ARMFastISel.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/lib/Target/ARM/ARMFastISel.cpp b/lib/Target/ARM/ARMFastISel.cpp
index de13a29..8837c73 100644
--- a/lib/Target/ARM/ARMFastISel.cpp
+++ b/lib/Target/ARM/ARMFastISel.cpp
@@ -1114,7 +1114,7 @@ bool ARMFastISel::ARMEmitStore(EVT VT, unsigned SrcReg, Address &Addr) {
// Create the base instruction, then add the operands.
MachineInstrBuilder MIB = BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL,
TII.get(StrOpc))
- .addReg(SrcReg, getKillRegState(true));
+ .addReg(SrcReg);
AddLoadStoreOperands(VT, Addr, MIB, MachineMemOperand::MOStore, useAM3);
return true;
}