aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorChad Rosier <mcrosier@apple.com>2013-05-22 23:23:14 +0000
committerChad Rosier <mcrosier@apple.com>2013-05-22 23:23:14 +0000
commit6cd0d18f5ef4405bfc6d0b42a0cfc8e36a7c7c3d (patch)
tree8a5d2303cd30a3c0a995fb3dcff8323ad9ebc909
parent3d33184d9da02fb699827249e0631106252f72fa (diff)
downloadexternal_llvm-6cd0d18f5ef4405bfc6d0b42a0cfc8e36a7c7c3d.zip
external_llvm-6cd0d18f5ef4405bfc6d0b42a0cfc8e36a7c7c3d.tar.gz
external_llvm-6cd0d18f5ef4405bfc6d0b42a0cfc8e36a7c7c3d.tar.bz2
Simplify the logic described in the comment.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@182534 91177308-0d34-0410-b5e6-96231b3b80d8
-rw-r--r--include/llvm/MC/MCRegisterInfo.h4
1 files changed, 1 insertions, 3 deletions
diff --git a/include/llvm/MC/MCRegisterInfo.h b/include/llvm/MC/MCRegisterInfo.h
index 47ef0b4..c41d466 100644
--- a/include/llvm/MC/MCRegisterInfo.h
+++ b/include/llvm/MC/MCRegisterInfo.h
@@ -510,9 +510,7 @@ public:
// super-registers. All registers aliasing Unit can be visited like this:
//
// for (MCRegUnitRootIterator RI(Unit, MCRI); RI.isValid(); ++RI) {
-// unsigned Root = *RI;
-// visit(Root);
-// for (MCSuperRegIterator SI(Root, MCRI); SI.isValid(); ++SI)
+// for (MCSuperRegIterator SI(Root, MCRI, true); SI.isValid(); ++SI)
// visit(*SI);
// }