diff options
author | Jim Grosbach <grosbach@apple.com> | 2011-07-14 21:43:05 +0000 |
---|---|---|
committer | Jim Grosbach <grosbach@apple.com> | 2011-07-14 21:43:05 +0000 |
commit | 70d8fcfaa04eb20541b006a8fb97cbc1d3033cc4 (patch) | |
tree | caba1c70f3670097724ffa576fa6a55b82c3d1dc | |
parent | c8ae39e746a20dc326def0ccfc052df3e21f16d3 (diff) | |
download | external_llvm-70d8fcfaa04eb20541b006a8fb97cbc1d3033cc4.zip external_llvm-70d8fcfaa04eb20541b006a8fb97cbc1d3033cc4.tar.gz external_llvm-70d8fcfaa04eb20541b006a8fb97cbc1d3033cc4.tar.bz2 |
Add some testcases for ARM MLA/MLS instructions.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@135196 91177308-0d34-0410-b5e6-96231b3b80d8
-rw-r--r-- | test/MC/ARM/arm_instructions.s | 3 | ||||
-rw-r--r-- | test/MC/ARM/basic-arm-instructions.s | 23 |
2 files changed, 23 insertions, 3 deletions
diff --git a/test/MC/ARM/arm_instructions.s b/test/MC/ARM/arm_instructions.s index c71ddde..650fcd2 100644 --- a/test/MC/ARM/arm_instructions.s +++ b/test/MC/ARM/arm_instructions.s @@ -77,9 +77,6 @@ @ CHECK: rsc r1, r2, r3 @ encoding: [0x03,0x10,0xe2,0xe0] rsc r1,r2,r3 -@ CHECK: mlas r1, r2, r3, r4 @ encoding: [0x92,0x43,0x31,0xe0] - mlas r1,r2,r3,r4 - @ CHECK: bfi r0, r0, #5, #7 @ encoding: [0x90,0x02,0xcb,0xe7] bfi r0, r0, #5, #7 diff --git a/test/MC/ARM/basic-arm-instructions.s b/test/MC/ARM/basic-arm-instructions.s index 8e579fb..0b728bc 100644 --- a/test/MC/ARM/basic-arm-instructions.s +++ b/test/MC/ARM/basic-arm-instructions.s @@ -647,6 +647,29 @@ _func: @ CHECK: mcrr p7, #15, r5, r4, c1 @ encoding: [0xf1,0x57,0x44,0xec] @ CHECK: mcrr2 p7, #15, r5, r4, c1 @ encoding: [0xf1,0x57,0x44,0xfc] + +@------------------------------------------------------------------------------ +@ MLA +@------------------------------------------------------------------------------ + mla r1,r2,r3,r4 + mlas r1,r2,r3,r4 + mlane r1,r2,r3,r4 + mlasne r1,r2,r3,r4 + +@ CHECK: mla r1, r2, r3, r4 @ encoding: [0x92,0x43,0x21,0xe0] +@ CHECK: mlas r1, r2, r3, r4 @ encoding: [0x92,0x43,0x31,0xe0] +@ CHECK: mlane r1, r2, r3, r4 @ encoding: [0x92,0x43,0x21,0x10] +@ CHECK: mlasne r1, r2, r3, r4 @ encoding: [0x92,0x43,0x31,0x10] + +@------------------------------------------------------------------------------ +@ MLS +@------------------------------------------------------------------------------ + mls r2,r5,r6,r3 + mlsne r2,r5,r6,r3 + +@ CHECK: mls r2, r5, r6, r3 @ encoding: [0x95,0x36,0x62,0xe0] +@ CHECK: mlsne r2, r5, r6, r3 @ encoding: [0x95,0x36,0x62,0x10] + @------------------------------------------------------------------------------ @ STM* @------------------------------------------------------------------------------ |