aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorChad Rosier <mcrosier@apple.com>2012-06-01 21:12:31 +0000
committerChad Rosier <mcrosier@apple.com>2012-06-01 21:12:31 +0000
commitbbff4ee92d91de4c7ee6657a1eea95c5ed8105de (patch)
tree63bbe5ce7fd6f043bc7e4c73c0e98a331825cf52
parentf152fe8d487c46873bbdd4abab43200f783e978b (diff)
downloadexternal_llvm-bbff4ee92d91de4c7ee6657a1eea95c5ed8105de.zip
external_llvm-bbff4ee92d91de4c7ee6657a1eea95c5ed8105de.tar.gz
external_llvm-bbff4ee92d91de4c7ee6657a1eea95c5ed8105de.tar.bz2
[arm-fast-isel] Fix handling of the frameaddress intrinsic. If depth is 0
then DestReg is undefined. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@157840 91177308-0d34-0410-b5e6-96231b3b80d8
-rw-r--r--lib/Target/ARM/ARMFastISel.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/lib/Target/ARM/ARMFastISel.cpp b/lib/Target/ARM/ARMFastISel.cpp
index 2d2d401..b353992 100644
--- a/lib/Target/ARM/ARMFastISel.cpp
+++ b/lib/Target/ARM/ARMFastISel.cpp
@@ -2439,7 +2439,7 @@ bool ARMFastISel::SelectIntrinsicCall(const IntrinsicInst &I) {
.addReg(SrcReg).addImm(0));
SrcReg = DestReg;
}
- UpdateValueMap(&I, DestReg);
+ UpdateValueMap(&I, SrcReg);
return true;
}
case Intrinsic::memcpy: