aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2009-07-08 00:05:05 +0000
committerEvan Cheng <evan.cheng@apple.com>2009-07-08 00:05:05 +0000
commitc9a4153eef056fad1fd81e783d683aa99841003a (patch)
treee9e56d896139930e74e6ec3e6f16e3ace1736ecb
parent0fc0ade0951f8c0e3adb8899c5878d225e010b97 (diff)
downloadexternal_llvm-c9a4153eef056fad1fd81e783d683aa99841003a.zip
external_llvm-c9a4153eef056fad1fd81e783d683aa99841003a.tar.gz
external_llvm-c9a4153eef056fad1fd81e783d683aa99841003a.tar.bz2
Add a todo.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@74976 91177308-0d34-0410-b5e6-96231b3b80d8
-rw-r--r--lib/Target/ARM/ARMCodeEmitter.cpp3
-rw-r--r--lib/Target/ARM/README-Thumb2.txt7
2 files changed, 9 insertions, 1 deletions
diff --git a/lib/Target/ARM/ARMCodeEmitter.cpp b/lib/Target/ARM/ARMCodeEmitter.cpp
index c10f2df..da7e85e 100644
--- a/lib/Target/ARM/ARMCodeEmitter.cpp
+++ b/lib/Target/ARM/ARMCodeEmitter.cpp
@@ -1165,7 +1165,8 @@ void Emitter<CodeEmitter>::emitMiscBranchInstruction(const MachineInstr &MI) {
emitDataProcessingInstruction(MI, ARM::PC);
// Then emit the inline jump table.
- unsigned JTIndex = (TID.Opcode == ARM::BR_JTr || TID.Opcode == ARM::t2BR_JTr)
+ unsigned JTIndex =
+ (TID.Opcode == ARM::BR_JTr || TID.Opcode == ARM::t2BR_JTr)
? MI.getOperand(1).getIndex() : MI.getOperand(2).getIndex();
emitInlineJumpTable(JTIndex);
return;
diff --git a/lib/Target/ARM/README-Thumb2.txt b/lib/Target/ARM/README-Thumb2.txt
new file mode 100644
index 0000000..810490b
--- /dev/null
+++ b/lib/Target/ARM/README-Thumb2.txt
@@ -0,0 +1,7 @@
+//===---------------------------------------------------------------------===//
+// Random ideas for the ARM backend (Thumb2 specific).
+//===---------------------------------------------------------------------===//
+
+* We should model IT instructions explicitly. We should introduce them (even if
+ if-converter is not run, the function could still contain movcc's) before
+ PEI since passes starting from PEI may require exact code size.