diff options
author | Evan Cheng <evan.cheng@apple.com> | 2009-07-17 05:43:12 +0000 |
---|---|---|
committer | Evan Cheng <evan.cheng@apple.com> | 2009-07-17 05:43:12 +0000 |
commit | ec369ef8ac33ac20f9ab08edeb8a4431a3566c85 (patch) | |
tree | 46ae8cd3861ef4a06e27536894342c279f0f874b | |
parent | 07d8ebd692088f49c2ca8331ede56493d2951299 (diff) | |
download | external_llvm-ec369ef8ac33ac20f9ab08edeb8a4431a3566c85.zip external_llvm-ec369ef8ac33ac20f9ab08edeb8a4431a3566c85.tar.gz external_llvm-ec369ef8ac33ac20f9ab08edeb8a4431a3566c85.tar.bz2 |
Fix tSUBspi operand definition. It reads and writes sp, which is a high register.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@76155 91177308-0d34-0410-b5e6-96231b3b80d8
-rw-r--r-- | lib/Target/ARM/ARMInstrThumb.td | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/lib/Target/ARM/ARMInstrThumb.td b/lib/Target/ARM/ARMInstrThumb.td index b1b97ad..fb03872 100644 --- a/lib/Target/ARM/ARMInstrThumb.td +++ b/lib/Target/ARM/ARMInstrThumb.td @@ -505,7 +505,7 @@ def tSUBrr : T1sI<(outs tGPR:$dst), (ins tGPR:$lhs, tGPR:$rhs), // TODO: A7-96: STMIA - store multiple. -def tSUBspi : T1It<(outs tGPR:$dst), (ins tGPR:$lhs, i32imm:$rhs), +def tSUBspi : T1It<(outs GPR:$dst), (ins GPR:$lhs, i32imm:$rhs), "sub $dst, $rhs * 4", []>; // sign-extend byte |