diff options
author | Jim Grosbach <grosbach@apple.com> | 2011-03-11 20:07:37 +0000 |
---|---|---|
committer | Jim Grosbach <grosbach@apple.com> | 2011-03-11 20:07:37 +0000 |
commit | f0112a224ffcb6df3044ebb601437ba8ce5b033c (patch) | |
tree | f985464bd9ae368421e78cf49a08b6f93c32e143 | |
parent | e672ff84308434ad5517a5c6fc36e691893fca96 (diff) | |
download | external_llvm-f0112a224ffcb6df3044ebb601437ba8ce5b033c.zip external_llvm-f0112a224ffcb6df3044ebb601437ba8ce5b033c.tar.gz external_llvm-f0112a224ffcb6df3044ebb601437ba8ce5b033c.tar.bz2 |
This FIXME has been fixed.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@127483 91177308-0d34-0410-b5e6-96231b3b80d8
-rw-r--r-- | lib/Target/ARM/ARMInstrInfo.td | 3 |
1 files changed, 0 insertions, 3 deletions
diff --git a/lib/Target/ARM/ARMInstrInfo.td b/lib/Target/ARM/ARMInstrInfo.td index 9243e86..2bfe11c 100644 --- a/lib/Target/ARM/ARMInstrInfo.td +++ b/lib/Target/ARM/ARMInstrInfo.td @@ -3148,9 +3148,6 @@ def BCCZi64 : PseudoInst<(outs), // Conditional moves // FIXME: should be able to write a pattern for ARMcmov, but can't use // a two-value operand where a dag node expects two operands. :( -// FIXME: These should all be pseudo-instructions that get expanded to -// the normal MOV instructions. That would fix the dependency on -// special casing them in tblgen. let neverHasSideEffects = 1 in { def MOVCCr : ARMPseudoInst<(outs GPR:$Rd), (ins GPR:$false, GPR:$Rm, pred:$p), Size4Bytes, IIC_iCMOVr, |