aboutsummaryrefslogtreecommitdiffstats
path: root/include/llvm/CodeGen/MachineOperand.h
diff options
context:
space:
mode:
authorDale Johannesen <dalej@apple.com>2008-09-12 17:49:03 +0000
committerDale Johannesen <dalej@apple.com>2008-09-12 17:49:03 +0000
commit913d3dfac43f29921467f33aa743f28ee1bfc5d1 (patch)
treec8d41ba2614bd1798f9553e689f4489fbc1ee330 /include/llvm/CodeGen/MachineOperand.h
parentf5aeb1a8e4cf272c7348376d185ef8d8267653e0 (diff)
downloadexternal_llvm-913d3dfac43f29921467f33aa743f28ee1bfc5d1.zip
external_llvm-913d3dfac43f29921467f33aa743f28ee1bfc5d1.tar.gz
external_llvm-913d3dfac43f29921467f33aa743f28ee1bfc5d1.tar.bz2
Pass "earlyclobber" bit through to machine
representation; coalescer and RA need to know about it. No functional change. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@56161 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'include/llvm/CodeGen/MachineOperand.h')
-rw-r--r--include/llvm/CodeGen/MachineOperand.h24
1 files changed, 22 insertions, 2 deletions
diff --git a/include/llvm/CodeGen/MachineOperand.h b/include/llvm/CodeGen/MachineOperand.h
index b4ba2f4..a6830a5 100644
--- a/include/llvm/CodeGen/MachineOperand.h
+++ b/include/llvm/CodeGen/MachineOperand.h
@@ -68,6 +68,13 @@ private:
/// This is only valid on definitions of registers.
bool IsDead : 1;
+ /// IsEarlyClobber flag - this is only valid for MO_Register operands in
+ /// an inline asm.
+
+ /// IsEarlyClobber - True if this operand is marked earlyclobber in an
+ /// inline asm. See gcc doc for description of earlyclobber.
+ bool IsEarlyClobber : 1;
+
/// SubReg - Subregister number, only valid for MO_Register. A value of 0
/// indicates the MO_Register has no subReg.
unsigned char SubReg;
@@ -181,6 +188,11 @@ public:
return IsKill;
}
+ bool isEarlyClobber() const {
+ assert(isRegister() && "Wrong MachineOperand accessor");
+ return IsEarlyClobber;
+ }
+
/// getNextOperandForReg - Return the next MachineOperand in the function that
/// uses or defines this register.
MachineOperand *getNextOperandForReg() const {
@@ -226,6 +238,10 @@ public:
IsDead = Val;
}
+ void setIsEarlyClobber(bool Val = true) {
+ assert(isRegister() && IsDef && "Wrong MachineOperand accessor");
+ IsEarlyClobber = Val;
+ }
//===--------------------------------------------------------------------===//
// Accessors for various operand types.
@@ -311,7 +327,8 @@ public:
/// the specified value. If an operand is known to be an register already,
/// the setReg method should be used.
void ChangeToRegister(unsigned Reg, bool isDef, bool isImp = false,
- bool isKill = false, bool isDead = false);
+ bool isKill = false, bool isDead = false,
+ bool isEarlyClobber = false);
//===--------------------------------------------------------------------===//
// Construction methods.
@@ -331,12 +348,14 @@ public:
static MachineOperand CreateReg(unsigned Reg, bool isDef, bool isImp = false,
bool isKill = false, bool isDead = false,
- unsigned SubReg = 0) {
+ unsigned SubReg = 0,
+ bool isEarlyClobber = false) {
MachineOperand Op(MachineOperand::MO_Register);
Op.IsDef = isDef;
Op.IsImp = isImp;
Op.IsKill = isKill;
Op.IsDead = isDead;
+ Op.IsEarlyClobber = isEarlyClobber;
Op.Contents.Reg.RegNo = Reg;
Op.Contents.Reg.Prev = 0;
Op.Contents.Reg.Next = 0;
@@ -382,6 +401,7 @@ public:
IsImp = MO.IsImp;
IsKill = MO.IsKill;
IsDead = MO.IsDead;
+ IsEarlyClobber = MO.IsEarlyClobber;
SubReg = MO.SubReg;
ParentMI = MO.ParentMI;
Contents = MO.Contents;