diff options
| author | Evan Cheng <evan.cheng@apple.com> | 2012-01-13 01:37:24 +0000 |
|---|---|---|
| committer | Evan Cheng <evan.cheng@apple.com> | 2012-01-13 01:37:24 +0000 |
| commit | c4b527ac06c8e2e7c43020a56f000a53ab1dc9de (patch) | |
| tree | 0ca139380c834cf200bc6722f24cc6e165f296db /include/llvm/TableGen | |
| parent | b4ee5168abd0580a29f5c9becce26e3ea7bb2b8d (diff) | |
| download | external_llvm-c4b527ac06c8e2e7c43020a56f000a53ab1dc9de.zip external_llvm-c4b527ac06c8e2e7c43020a56f000a53ab1dc9de.tar.gz external_llvm-c4b527ac06c8e2e7c43020a56f000a53ab1dc9de.tar.bz2 | |
DAGCombine's logic for forming pre- and post- indexed loads / stores were being
overly conservative. It was concerned about cases where it would prohibit
folding simple [r, c] addressing modes. e.g.
ldr r0, [r2]
ldr r1, [r2, #4]
=>
ldr r0, [r2], #4
ldr r1, [r2]
Change the logic to look for such cases which allows it to form indexed memory
ops more aggressively.
rdar://10674430
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@148086 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'include/llvm/TableGen')
0 files changed, 0 insertions, 0 deletions