diff options
| author | Amara Emerson <amara.emerson@arm.com> | 2013-10-24 08:28:24 +0000 |
|---|---|---|
| committer | Amara Emerson <amara.emerson@arm.com> | 2013-10-24 08:28:24 +0000 |
| commit | 2f21452ba1ee5bde8fee438b4cf1a1ce95beb6ca (patch) | |
| tree | 125ba5dcedd49c3708aa083f3accc5817607d5b2 /include | |
| parent | 5e4d8a5eca03c977ba01e061078a2d740ee6130a (diff) | |
| download | external_llvm-2f21452ba1ee5bde8fee438b4cf1a1ce95beb6ca.zip external_llvm-2f21452ba1ee5bde8fee438b4cf1a1ce95beb6ca.tar.gz external_llvm-2f21452ba1ee5bde8fee438b4cf1a1ce95beb6ca.tar.bz2 | |
[AArch64] Fix NZCV reg live-in bug in F128CSEL codegen.
When generating the IfTrue basic block during the F128CSEL pseudo-instruction
handling, the NZCV live-in for the newly created BB wasn't being added. This
caused a fault during MI-sched/live range calculation when the predecessor
for the fall-through BB didn't have a live-in for phys-reg as expected.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@193316 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'include')
0 files changed, 0 insertions, 0 deletions