diff options
author | Andrew Trick <atrick@apple.com> | 2012-11-13 08:47:29 +0000 |
---|---|---|
committer | Andrew Trick <atrick@apple.com> | 2012-11-13 08:47:29 +0000 |
commit | ad1cc1d1bfc0accd3f1af5c02ac367ff46a4bfdf (patch) | |
tree | 7e6931fc7c328f60aee2caa419f95ee78dc1b62e /lib/CodeGen/MachineScheduler.cpp | |
parent | 265058d9239e6867d06dc8aa40db5f33390abd17 (diff) | |
download | external_llvm-ad1cc1d1bfc0accd3f1af5c02ac367ff46a4bfdf.zip external_llvm-ad1cc1d1bfc0accd3f1af5c02ac367ff46a4bfdf.tar.gz external_llvm-ad1cc1d1bfc0accd3f1af5c02ac367ff46a4bfdf.tar.bz2 |
misched: Allow subtargets to enable misched and dependent options.
This allows me to begin enabling (or backing out) misched by default
for one subtarget at a time. To run misched we typically want to:
- Disable SelectionDAG scheduling (use the source order scheduler)
- Enable more aggressive coalescing (until we decide to always run the coalescer this way)
- Enable MachineScheduler pass itself.
Disabling PostRA sched may follow for some subtargets.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@167826 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/CodeGen/MachineScheduler.cpp')
-rw-r--r-- | lib/CodeGen/MachineScheduler.cpp | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/lib/CodeGen/MachineScheduler.cpp b/lib/CodeGen/MachineScheduler.cpp index ee8138c..8d43360 100644 --- a/lib/CodeGen/MachineScheduler.cpp +++ b/lib/CodeGen/MachineScheduler.cpp @@ -60,11 +60,11 @@ static cl::opt<unsigned> ILPWindow("ilp-window", cl::Hidden, // Experimental heuristics static cl::opt<bool> EnableLoadCluster("misched-cluster", cl::Hidden, - cl::desc("Enable load clustering.")); + cl::desc("Enable load clustering."), cl::init(true)); // Experimental heuristics static cl::opt<bool> EnableMacroFusion("misched-fusion", cl::Hidden, - cl::desc("Enable scheduling for macro fusion.")); + cl::desc("Enable scheduling for macro fusion."), cl::init(true)); //===----------------------------------------------------------------------===// // Machine Instruction Scheduling Pass and Registry |