diff options
author | Nadav Rotem <nrotem@apple.com> | 2013-10-25 06:41:18 +0000 |
---|---|---|
committer | Nadav Rotem <nrotem@apple.com> | 2013-10-25 06:41:18 +0000 |
commit | 97541d400e5011fd8ab5d2eb2a736c301d85b232 (patch) | |
tree | a1e0459422209704bdc1e76c3b9613cb4f52418c /lib/Target/AArch64/AArch64InstrNEON.td | |
parent | be3cf5f3e449ea54785ab49d9f01543b710a5125 (diff) | |
download | external_llvm-97541d400e5011fd8ab5d2eb2a736c301d85b232.zip external_llvm-97541d400e5011fd8ab5d2eb2a736c301d85b232.tar.gz external_llvm-97541d400e5011fd8ab5d2eb2a736c301d85b232.tar.bz2 |
Optimize concat_vectors(X, undef) -> scalar_to_vector(X).
This optimization is not SSE specific so I am moving it to DAGco.
The new scalar_to_vector dag node exposed a missing pattern in the AArch64 target that I needed to add.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@193393 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/AArch64/AArch64InstrNEON.td')
-rw-r--r-- | lib/Target/AArch64/AArch64InstrNEON.td | 6 |
1 files changed, 5 insertions, 1 deletions
diff --git a/lib/Target/AArch64/AArch64InstrNEON.td b/lib/Target/AArch64/AArch64InstrNEON.td index 9efbb0d..10dde19 100644 --- a/lib/Target/AArch64/AArch64InstrNEON.td +++ b/lib/Target/AArch64/AArch64InstrNEON.td @@ -5130,6 +5130,10 @@ def : Pat<(v1f64 (scalar_to_vector (f64 FPR64:$Rn))), def : Pat<(v1f64 (scalar_to_vector (f64 FPR64:$src))), (FMOVdd $src)>; +def : Pat<(v2f64 (scalar_to_vector (f64 FPR64:$src))), + (INSERT_SUBREG (v2f64 (IMPLICIT_DEF)), + (f64 FPR64:$src), sub_64)>; + class NeonI_DUP_Elt<bit Q, string asmop, string rdlane, string rnlane, RegisterOperand ResVPR, ValueType ResTy, ValueType OpTy, Operand OpImm> @@ -5300,4 +5304,4 @@ def : Pat<(v1i64 (extract_subvector (v2i64 VPR128:$Rn), (i64 0))), def : Pat<(v2f32 (extract_subvector (v4f32 VPR128:$Rn), (i64 0))), (v2f32 (EXTRACT_SUBREG VPR128:$Rn, sub_64))>; def : Pat<(v1f64 (extract_subvector (v2f64 VPR128:$Rn), (i64 0))), - (v1f64 (EXTRACT_SUBREG VPR128:$Rn, sub_64))>;
\ No newline at end of file + (v1f64 (EXTRACT_SUBREG VPR128:$Rn, sub_64))>; |