diff options
author | Evan Cheng <evan.cheng@apple.com> | 2009-06-19 01:51:50 +0000 |
---|---|---|
committer | Evan Cheng <evan.cheng@apple.com> | 2009-06-19 01:51:50 +0000 |
commit | 8557c2bcb8002169d890eb8485e9a1d7219e4343 (patch) | |
tree | 57509be52fd43a461960a4804a8834c93e4ab226 /lib/Target/ARM/ARMScheduleV6.td | |
parent | 6b7bb42c365e9b11eda2df67aa5da6aad7632356 (diff) | |
download | external_llvm-8557c2bcb8002169d890eb8485e9a1d7219e4343.zip external_llvm-8557c2bcb8002169d890eb8485e9a1d7219e4343.tar.gz external_llvm-8557c2bcb8002169d890eb8485e9a1d7219e4343.tar.bz2 |
Latency information for ARM v6. It's rough and not yet hooked up. Right now we are only using branch latency to determine if-conversion limits.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@73747 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/ARM/ARMScheduleV6.td')
-rw-r--r-- | lib/Target/ARM/ARMScheduleV6.td | 22 |
1 files changed, 22 insertions, 0 deletions
diff --git a/lib/Target/ARM/ARMScheduleV6.td b/lib/Target/ARM/ARMScheduleV6.td new file mode 100644 index 0000000..596a57f --- /dev/null +++ b/lib/Target/ARM/ARMScheduleV6.td @@ -0,0 +1,22 @@ +//===- ARMSchedule.td - ARM v6 Scheduling Definitions ------*- tablegen -*-===// +// +// The LLVM Compiler Infrastructure +// +// This file is distributed under the University of Illinois Open Source +// License. See LICENSE.TXT for details. +// +//===----------------------------------------------------------------------===// +// +// This file defines the itinerary class data for the ARM v6 processors. +// +//===----------------------------------------------------------------------===// + +def V6Itineraries : ProcessorItineraries<[ + InstrItinData<IIC_iALU , [InstrStage<1, [FU_iALU]>]>, + InstrItinData<IIC_iLoad , [InstrStage<2, [FU_iLdSt]>]>, + InstrItinData<IIC_iStore , [InstrStage<1, [FU_iLdSt]>]>, + InstrItinData<IIC_fpALU , [InstrStage<6, [FU_FpALU]>]>, + InstrItinData<IIC_fpLoad , [InstrStage<2, [FU_FpLdSt]>]>, + InstrItinData<IIC_fpStore , [InstrStage<1, [FU_FpLdSt]>]>, + InstrItinData<IIC_Br , [InstrStage<3, [FU_Br]>]> +]>; |