aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/ARM
diff options
context:
space:
mode:
authorEric Christopher <echristo@apple.com>2010-08-20 00:36:24 +0000
committerEric Christopher <echristo@apple.com>2010-08-20 00:36:24 +0000
commit21805df06264c2875849034c01bf4cdbcfecbc2d (patch)
treeb94352d33ff02419f4f6569cfc8d97ac1e961c3f /lib/Target/ARM
parentd5178cd12fbb1fed250e8b9fa6995e0dff454963 (diff)
downloadexternal_llvm-21805df06264c2875849034c01bf4cdbcfecbc2d.zip
external_llvm-21805df06264c2875849034c01bf4cdbcfecbc2d.tar.gz
external_llvm-21805df06264c2875849034c01bf4cdbcfecbc2d.tar.bz2
Fix loop conditionals (MO.isDef() asserts that it's a reg) and
move some constraints around. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@111594 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/ARM')
-rw-r--r--lib/Target/ARM/ARMFastISel.cpp3
1 files changed, 2 insertions, 1 deletions
diff --git a/lib/Target/ARM/ARMFastISel.cpp b/lib/Target/ARM/ARMFastISel.cpp
index a61fca1..6281c3a 100644
--- a/lib/Target/ARM/ARMFastISel.cpp
+++ b/lib/Target/ARM/ARMFastISel.cpp
@@ -122,7 +122,8 @@ bool ARMFastISel::DefinesOptionalPredicate(MachineInstr *MI, bool *CPSR) {
// Look to see if our OptionalDef is defining CPSR or CCR.
for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) {
const MachineOperand &MO = MI->getOperand(i);
- if (MO.isDef() && MO.isReg() && MO.getReg() == ARM::CPSR)
+ if (!MO.isReg() || !MO.isDef()) continue;
+ if (MO.getReg() == ARM::CPSR)
*CPSR = true;
}
return true;