aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/Mips/MipsRegisterInfo.td
diff options
context:
space:
mode:
authorAkira Hatanaka <ahatanaka@mips.com>2012-08-17 20:16:42 +0000
committerAkira Hatanaka <ahatanaka@mips.com>2012-08-17 20:16:42 +0000
commit72e9b6aeb48d9496bac9db8b02c88a618b464588 (patch)
tree4d9fc91cc8ee09c3e890cf494337717ec5ee7d56 /lib/Target/Mips/MipsRegisterInfo.td
parent168843c0137ad67c24a3930244a9c5f60add320d (diff)
downloadexternal_llvm-72e9b6aeb48d9496bac9db8b02c88a618b464588.zip
external_llvm-72e9b6aeb48d9496bac9db8b02c88a618b464588.tar.gz
external_llvm-72e9b6aeb48d9496bac9db8b02c88a618b464588.tar.bz2
Add stub methods for mips assembly matcher.
Patch by Vladimir Medic. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@162124 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/Mips/MipsRegisterInfo.td')
-rw-r--r--lib/Target/Mips/MipsRegisterInfo.td3
1 files changed, 3 insertions, 0 deletions
diff --git a/lib/Target/Mips/MipsRegisterInfo.td b/lib/Target/Mips/MipsRegisterInfo.td
index b255e42..4015add 100644
--- a/lib/Target/Mips/MipsRegisterInfo.td
+++ b/lib/Target/Mips/MipsRegisterInfo.td
@@ -239,6 +239,9 @@ let Namespace = "Mips" in {
// fcc0 register
def FCC0 : Register<"fcc0">;
+ // PC register
+ def PC : Register<"pc">;
+
// Hardware register $29
def HWR29 : Register<"29">;
def HWR29_64 : Register<"29">;