aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/PowerPC/PPCRegisterInfo.td
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2006-05-04 16:56:45 +0000
committerChris Lattner <sabre@nondot.org>2006-05-04 16:56:45 +0000
commite45aa737ba902a5caf2f259b3116bfc7d29b2990 (patch)
tree0962db070a5fc565f99439fb09f29c838f13f749 /lib/Target/PowerPC/PPCRegisterInfo.td
parent10efcfabf1970c9fcd1cf357db5e2ff6d6e8efba (diff)
downloadexternal_llvm-e45aa737ba902a5caf2f259b3116bfc7d29b2990.zip
external_llvm-e45aa737ba902a5caf2f259b3116bfc7d29b2990.tar.gz
external_llvm-e45aa737ba902a5caf2f259b3116bfc7d29b2990.tar.bz2
Revert Nate's CR patch from last night, which caused many regressions (e.g. fhourstones).
Loading and storing off R0 isn't what we wanted. Also, taking some CR's out of CRRC seems to cause failures as well. Further investigation is required. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@28097 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/PowerPC/PPCRegisterInfo.td')
-rw-r--r--lib/Target/PowerPC/PPCRegisterInfo.td21
1 files changed, 3 insertions, 18 deletions
diff --git a/lib/Target/PowerPC/PPCRegisterInfo.td b/lib/Target/PowerPC/PPCRegisterInfo.td
index fd68e6e..9cd2145 100644
--- a/lib/Target/PowerPC/PPCRegisterInfo.td
+++ b/lib/Target/PowerPC/PPCRegisterInfo.td
@@ -264,21 +264,6 @@ def VRRC : RegisterClass<"PPC", [v16i8,v8i16,v4i32,v4f32], 128,
V6, V7, V8, V9, V10, V11, V12, V13, V14, V15, V16, V17, V18, V19, V20, V21,
V22, V23, V24, V25, V26, V27, V28, V29, V30, V31]>;
-def CRRC : RegisterClass<"PPC", [i32], 32, [CR0, CR1, CR5, CR6, CR7, CR2, CR3, CR4]>
-{
- let MethodProtos = [{
- iterator allocation_order_begin(MachineFunction &MF) const;
- iterator allocation_order_end(MachineFunction &MF) const;
- }];
- let MethodBodies = [{
- CRRCClass::iterator
- CRRCClass::allocation_order_begin(MachineFunction &MF) const {
- return begin();
- }
- CRRCClass::iterator
- CRRCClass::allocation_order_end(MachineFunction &MF) const {
- return end()-3;
- }
- }];
-}
-
+def CRRC : RegisterClass<"PPC", [i32], 32, [CR0, CR1, CR5, CR6, CR7, CR2,
+ CR3, CR4]>;
+