aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/R600/AMDGPU.td
diff options
context:
space:
mode:
authorHao Liu <Hao.Liu@arm.com>2013-10-10 17:00:52 +0000
committerHao Liu <Hao.Liu@arm.com>2013-10-10 17:00:52 +0000
commit6a5a667517160ca1b557002a29d08868ae029451 (patch)
treeab7bac232ae99d6b321cad35b0d0a5d8fbd39fcf /lib/Target/R600/AMDGPU.td
parent812ddcc50f8bc3ec6ce115863ff2263815906aaf (diff)
downloadexternal_llvm-6a5a667517160ca1b557002a29d08868ae029451.zip
external_llvm-6a5a667517160ca1b557002a29d08868ae029451.tar.gz
external_llvm-6a5a667517160ca1b557002a29d08868ae029451.tar.bz2
Implement AArch64 vector load/store multiple N-element structure class SIMD(lselem).
Including following 14 instructions: 4 ld1 insts: load multiple 1-element structure to sequential 1/2/3/4 registers. ld2/ld3/ld4: load multiple N-element structure to sequential N registers (N=2,3,4). 4 st1 insts: store multiple 1-element structure from sequential 1/2/3/4 registers. st2/st3/st4: store multiple N-element structure from sequential N registers (N = 2,3,4). git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@192361 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/R600/AMDGPU.td')
0 files changed, 0 insertions, 0 deletions