aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/Target.td
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2005-01-02 02:27:48 +0000
committerChris Lattner <sabre@nondot.org>2005-01-02 02:27:48 +0000
commit273f2280f2218dd73e01edbaf09d02000d6726dd (patch)
tree4a058be77fa758b0d4ad69856300c9aeebde7202 /lib/Target/Target.td
parent52b50a64ecd31ebb03e742d8ad6b6a86b541a53d (diff)
downloadexternal_llvm-273f2280f2218dd73e01edbaf09d02000d6726dd.zip
external_llvm-273f2280f2218dd73e01edbaf09d02000d6726dd.tar.gz
external_llvm-273f2280f2218dd73e01edbaf09d02000d6726dd.tar.bz2
Add some bits that can be set for instructions.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@19241 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/Target.td')
-rw-r--r--lib/Target/Target.td2
1 files changed, 2 insertions, 0 deletions
diff --git a/lib/Target/Target.td b/lib/Target/Target.td
index bdc30c0..bdaa05b 100644
--- a/lib/Target/Target.td
+++ b/lib/Target/Target.td
@@ -133,6 +133,8 @@ class Instruction {
bit isLoad = 0; // Is this instruction a load instruction?
bit isStore = 0; // Is this instruction a store instruction?
bit isTwoAddress = 0; // Is this a two address instruction?
+ bit isConvertibleToThreeAddress = 0; // Can this 2-addr instruction promote?
+ bit isCommutable = 0; // Is this 3 operand instruction commutable?
bit isTerminator = 0; // Is this part of the terminator for a basic block?
bit hasDelaySlot = 0; // Does this instruction have an delay slot?
}