diff options
| author | Benjamin Kramer <benny.kra@googlemail.com> | 2013-04-09 17:41:43 +0000 |
|---|---|---|
| committer | Benjamin Kramer <benny.kra@googlemail.com> | 2013-04-09 17:41:43 +0000 |
| commit | 6fac1fbf30e41d33506b5bc66aa480ac7de7531d (patch) | |
| tree | 06895775cfcc45ba673b55c942a1187434d4d37e /lib/Target/X86/AsmParser/X86AsmParser.cpp | |
| parent | f6f8198d85f278ff03aaf32c9db6ae0b3826395c (diff) | |
| download | external_llvm-6fac1fbf30e41d33506b5bc66aa480ac7de7531d.zip external_llvm-6fac1fbf30e41d33506b5bc66aa480ac7de7531d.tar.gz external_llvm-6fac1fbf30e41d33506b5bc66aa480ac7de7531d.tar.bz2 | |
DAGCombiner: Fold a shuffle on CONCAT_VECTORS into a new CONCAT_VECTORS if possible.
This pattern occurs in SROA output due to the way vector arguments are lowered
on ARM.
The testcase from PR15525 now compiles into this, which is better than the code
we got with the old scalarrepl:
_Store:
ldr.w r9, [sp]
vmov d17, r3, r9
vmov d16, r1, r2
vst1.8 {d16, d17}, [r0]
bx lr
Differential Revision: http://llvm-reviews.chandlerc.com/D647
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@179106 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/X86/AsmParser/X86AsmParser.cpp')
0 files changed, 0 insertions, 0 deletions