diff options
| author | Evan Cheng <evan.cheng@apple.com> | 2007-08-09 22:25:35 +0000 |
|---|---|---|
| committer | Evan Cheng <evan.cheng@apple.com> | 2007-08-09 22:25:35 +0000 |
| commit | 0f99420237e263c5f36da585b7633bb306848309 (patch) | |
| tree | 1b39e16cd2f6350871e21c14f515ff7c3f92bb13 /lib/Target/X86/X86RegisterInfo.td | |
| parent | 6f0f0dd91a88ef6ae4d9264d035152753409b4e7 (diff) | |
| download | external_llvm-0f99420237e263c5f36da585b7633bb306848309.zip external_llvm-0f99420237e263c5f36da585b7633bb306848309.tar.gz external_llvm-0f99420237e263c5f36da585b7633bb306848309.tar.bz2 | |
Temporarily backing out this change until we know why some dejagnu tests are failing.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40973 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/X86/X86RegisterInfo.td')
| -rw-r--r-- | lib/Target/X86/X86RegisterInfo.td | 5 |
1 files changed, 2 insertions, 3 deletions
diff --git a/lib/Target/X86/X86RegisterInfo.td b/lib/Target/X86/X86RegisterInfo.td index a5b2189..c40dcb9 100644 --- a/lib/Target/X86/X86RegisterInfo.td +++ b/lib/Target/X86/X86RegisterInfo.td @@ -419,12 +419,11 @@ def GR64 : RegisterClass<"X86", [i64], 64, // GR16, GR32 subclasses which contain registers that have GR8 sub-registers. // These should only be used for 32-bit mode. -def GR8_ : RegisterClass<"X86", [i8], 8, [AL, CL, DL, BL, AH, CH, DH, BH]>; def GR16_ : RegisterClass<"X86", [i16], 16, [AX, CX, DX, BX]> { - let SubRegClassList = [GR8_]; + let SubRegClassList = [GR8]; } def GR32_ : RegisterClass<"X86", [i32], 32, [EAX, ECX, EDX, EBX]> { - let SubRegClassList = [GR8_, GR16_]; + let SubRegClassList = [GR8, GR16]; } // Scalar SSE2 floating point registers. |