aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/X86
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2003-08-18 16:06:09 +0000
committerChris Lattner <sabre@nondot.org>2003-08-18 16:06:09 +0000
commit72af6b8e5d7548a4a6805b156169d240cef7d0db (patch)
tree9366c3dce60cacb7af3a998dc6256cbdf7300b08 /lib/Target/X86
parent95881ec1bb6afcbfbb21ec7dfa8956f27052959a (diff)
downloadexternal_llvm-72af6b8e5d7548a4a6805b156169d240cef7d0db.zip
external_llvm-72af6b8e5d7548a4a6805b156169d240cef7d0db.tar.gz
external_llvm-72af6b8e5d7548a4a6805b156169d240cef7d0db.tar.bz2
Add support for the sig(set|long)jmp intrinsics
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@7951 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/X86')
-rw-r--r--lib/Target/X86/InstSelectSimple.cpp2
-rw-r--r--lib/Target/X86/X86ISelSimple.cpp2
2 files changed, 4 insertions, 0 deletions
diff --git a/lib/Target/X86/InstSelectSimple.cpp b/lib/Target/X86/InstSelectSimple.cpp
index 2cc4e83..26e908f 100644
--- a/lib/Target/X86/InstSelectSimple.cpp
+++ b/lib/Target/X86/InstSelectSimple.cpp
@@ -978,10 +978,12 @@ void ISel::visitIntrinsicCall(LLVMIntrinsic::ID ID, CallInst &CI) {
return;
case LLVMIntrinsic::longjmp:
+ case LLVMIntrinsic::siglongjmp:
BuildMI(X86::CALLpcrel32, 1).addExternalSymbol("abort", true);
return;
case LLVMIntrinsic::setjmp:
+ case LLVMIntrinsic::sigsetjmp:
// Setjmp always returns zero...
BuildMI(BB, X86::MOVir32, 1, getReg(CI)).addZImm(0);
return;
diff --git a/lib/Target/X86/X86ISelSimple.cpp b/lib/Target/X86/X86ISelSimple.cpp
index 2cc4e83..26e908f 100644
--- a/lib/Target/X86/X86ISelSimple.cpp
+++ b/lib/Target/X86/X86ISelSimple.cpp
@@ -978,10 +978,12 @@ void ISel::visitIntrinsicCall(LLVMIntrinsic::ID ID, CallInst &CI) {
return;
case LLVMIntrinsic::longjmp:
+ case LLVMIntrinsic::siglongjmp:
BuildMI(X86::CALLpcrel32, 1).addExternalSymbol("abort", true);
return;
case LLVMIntrinsic::setjmp:
+ case LLVMIntrinsic::sigsetjmp:
// Setjmp always returns zero...
BuildMI(BB, X86::MOVir32, 1, getReg(CI)).addZImm(0);
return;