aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2008-10-16 06:16:50 +0000
committerChris Lattner <sabre@nondot.org>2008-10-16 06:16:50 +0000
commit0d5d05b55349466246575950674ce9d10f8652ac (patch)
tree19ad69b2c5ea48c5fcd83596e7f91d2309f97c01 /lib/Target
parentd3745476dee3a1b86929717e17db2e1ce00bda39 (diff)
downloadexternal_llvm-0d5d05b55349466246575950674ce9d10f8652ac.zip
external_llvm-0d5d05b55349466246575950674ce9d10f8652ac.tar.gz
external_llvm-0d5d05b55349466246575950674ce9d10f8652ac.tar.bz2
mark some targets as experimental. Andrew, if you think that Alpha is
basically working, feel free to remove the tag. The other targets have really basic things that break them. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@57628 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target')
-rw-r--r--lib/Target/Alpha/AlphaTargetMachine.cpp2
-rw-r--r--lib/Target/CellSPU/SPUTargetMachine.cpp2
-rw-r--r--lib/Target/IA64/IA64TargetMachine.cpp3
-rw-r--r--lib/Target/PIC16/PIC16TargetMachine.cpp2
4 files changed, 5 insertions, 4 deletions
diff --git a/lib/Target/Alpha/AlphaTargetMachine.cpp b/lib/Target/Alpha/AlphaTargetMachine.cpp
index 54bfc05..cb4dd3e 100644
--- a/lib/Target/Alpha/AlphaTargetMachine.cpp
+++ b/lib/Target/Alpha/AlphaTargetMachine.cpp
@@ -22,7 +22,7 @@
using namespace llvm;
// Register the targets
-static RegisterTarget<AlphaTargetMachine> X("alpha", "Alpha (incomplete)");
+static RegisterTarget<AlphaTargetMachine> X("alpha", "Alpha [experimental]");
const TargetAsmInfo *AlphaTargetMachine::createTargetAsmInfo() const {
return new AlphaTargetAsmInfo(*this);
diff --git a/lib/Target/CellSPU/SPUTargetMachine.cpp b/lib/Target/CellSPU/SPUTargetMachine.cpp
index b8dd5aa..7afe6fa 100644
--- a/lib/Target/CellSPU/SPUTargetMachine.cpp
+++ b/lib/Target/CellSPU/SPUTargetMachine.cpp
@@ -24,7 +24,7 @@ using namespace llvm;
namespace {
// Register the targets
RegisterTarget<SPUTargetMachine>
- CELLSPU("cellspu", "STI CBEA Cell SPU");
+ CELLSPU("cellspu", "STI CBEA Cell SPU [experimental]");
}
const std::pair<unsigned, int> *
diff --git a/lib/Target/IA64/IA64TargetMachine.cpp b/lib/Target/IA64/IA64TargetMachine.cpp
index 1b811b6..459e8ed 100644
--- a/lib/Target/IA64/IA64TargetMachine.cpp
+++ b/lib/Target/IA64/IA64TargetMachine.cpp
@@ -26,7 +26,8 @@ using namespace llvm;
extern "C" int IA64TargetMachineModule;
int IA64TargetMachineModule = 0;
-static RegisterTarget<IA64TargetMachine> X("ia64", "IA-64 (Itanium)");
+static RegisterTarget<IA64TargetMachine> X("ia64",
+ "IA-64 (Itanium) [experimental]");
const TargetAsmInfo *IA64TargetMachine::createTargetAsmInfo() const {
return new IA64TargetAsmInfo(*this);
diff --git a/lib/Target/PIC16/PIC16TargetMachine.cpp b/lib/Target/PIC16/PIC16TargetMachine.cpp
index df16469..4a0a3b0 100644
--- a/lib/Target/PIC16/PIC16TargetMachine.cpp
+++ b/lib/Target/PIC16/PIC16TargetMachine.cpp
@@ -23,7 +23,7 @@ using namespace llvm;
namespace {
// Register the targets
- RegisterTarget<PIC16TargetMachine> X("pic16", "PIC16 14-bit");
+ RegisterTarget<PIC16TargetMachine> X("pic16", "PIC16 14-bit [experimental]");
}
PIC16TargetMachine::