aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2002-11-17 21:03:35 +0000
committerChris Lattner <sabre@nondot.org>2002-11-17 21:03:35 +0000
commit9562add2370844336a6cc14034fcada04b34fe4a (patch)
tree348a4cc9a9a55b9a8cdd0239902ec70d2cb8dd5a /lib/Target
parent5494c7ed9dd8f5a3dbaf42d2b9ddb9cd3a85aa34 (diff)
downloadexternal_llvm-9562add2370844336a6cc14034fcada04b34fe4a.zip
external_llvm-9562add2370844336a6cc14034fcada04b34fe4a.tar.gz
external_llvm-9562add2370844336a6cc14034fcada04b34fe4a.tar.bz2
Add functions to buld X86 specific constructs
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@4714 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target')
-rw-r--r--lib/Target/X86/X86InstrBuilder.h28
1 files changed, 28 insertions, 0 deletions
diff --git a/lib/Target/X86/X86InstrBuilder.h b/lib/Target/X86/X86InstrBuilder.h
new file mode 100644
index 0000000..1d9d6b9
--- /dev/null
+++ b/lib/Target/X86/X86InstrBuilder.h
@@ -0,0 +1,28 @@
+//===-- X86InstrBuilder.h - Functions to aid building x86 insts -*- C++ -*-===//
+//
+// This file exposes functions that may be used with BuildMI from the
+// MachineInstrBuilder.h file to handle X86'isms in a clean way.
+//
+// The BuildMem function may be used with the BuildMI function to add entire
+// memory references in a single, typed, function call. X86 memory references
+// can be very complex expressions (described in the README), so wrapping them
+// up behind an easier to use interface makes sense. Descriptions of the
+// functions are included below.
+//
+//===----------------------------------------------------------------------===//
+
+#ifndef X86INSTRBUILDER_H
+#define X86INSTRBUILDER_H
+
+#include "llvm/CodeGen/MachineInstrBuilder.h"
+
+/// addDirectMem - This function is used to add a direct memory reference to the
+/// current instruction. Because memory references are always represented with
+/// four values, this adds: Reg, [1, NoReg, 0] to the instruction
+///
+inline const MachineInstrBuilder &addDirectMem(const MachineInstrBuilder &MIB,
+ unsigned Reg) {
+ return MIB.addReg(Reg).addZImm(1).addMReg(0).addSImm(0);
+}
+
+#endif