diff options
author | Evan Cheng <evan.cheng@apple.com> | 2007-09-10 20:48:53 +0000 |
---|---|---|
committer | Evan Cheng <evan.cheng@apple.com> | 2007-09-10 20:48:53 +0000 |
commit | b0869ed44d477b63c304eee762abb49d73b4fd68 (patch) | |
tree | cd38fdeb20140997d31a0630a88d115d4b724923 /lib/Target | |
parent | 9c7a9f186c583f375ad29ffd740d98b42f966874 (diff) | |
download | external_llvm-b0869ed44d477b63c304eee762abb49d73b4fd68.zip external_llvm-b0869ed44d477b63c304eee762abb49d73b4fd68.tar.gz external_llvm-b0869ed44d477b63c304eee762abb49d73b4fd68.tar.bz2 |
It's not safe to rematerialize MOV32r0 etc. by simply cloning the original
instruction. These are implemented with xor which will modify the conditional
code. They should be rematerialized as move instructions.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@41802 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target')
-rw-r--r-- | lib/Target/X86/X86RegisterInfo.cpp | 25 |
1 files changed, 22 insertions, 3 deletions
diff --git a/lib/Target/X86/X86RegisterInfo.cpp b/lib/Target/X86/X86RegisterInfo.cpp index 442b113..774531e 100644 --- a/lib/Target/X86/X86RegisterInfo.cpp +++ b/lib/Target/X86/X86RegisterInfo.cpp @@ -265,9 +265,28 @@ void X86RegisterInfo::reMaterialize(MachineBasicBlock &MBB, MachineBasicBlock::iterator I, unsigned DestReg, const MachineInstr *Orig) const { - MachineInstr *MI = Orig->clone(); - MI->getOperand(0).setReg(DestReg); - MBB.insert(I, MI); + // MOV32r0 etc. are implemented with xor which clobbers condition code. + // Re-materialize them as movri instructions to avoid side effects. + switch (Orig->getOpcode()) { + case X86::MOV8r0: + BuildMI(MBB, I, TII.get(X86::MOV8ri), DestReg).addImm(0); + break; + case X86::MOV16r0: + BuildMI(MBB, I, TII.get(X86::MOV16ri), DestReg).addImm(0); + break; + case X86::MOV32r0: + BuildMI(MBB, I, TII.get(X86::MOV32ri), DestReg).addImm(0); + break; + case X86::MOV64r0: + BuildMI(MBB, I, TII.get(X86::MOV64ri32), DestReg).addImm(0); + break; + default: { + MachineInstr *MI = Orig->clone(); + MI->getOperand(0).setReg(DestReg); + MBB.insert(I, MI); + break; + } + } } static const MachineInstrBuilder &FuseInstrAddOperand(MachineInstrBuilder &MIB, |