diff options
| author | Bruno Cardoso Lopes <bruno.cardoso@gmail.com> | 2010-06-12 02:38:32 +0000 |
|---|---|---|
| committer | Bruno Cardoso Lopes <bruno.cardoso@gmail.com> | 2010-06-12 02:38:32 +0000 |
| commit | 11ae95c175fbbee3e38d6ddb8b9f39f88fe8988b (patch) | |
| tree | 75aac6339529793a7a1889715ae0bfee814b90ee /lib | |
| parent | 94366111d37d5ce37790e3c5f407d714b7f0751d (diff) | |
| download | external_llvm-11ae95c175fbbee3e38d6ddb8b9f39f88fe8988b.zip external_llvm-11ae95c175fbbee3e38d6ddb8b9f39f88fe8988b.tar.gz external_llvm-11ae95c175fbbee3e38d6ddb8b9f39f88fe8988b.tar.bz2 | |
Add some basic fp intrinsics for AVX
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@105873 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib')
| -rw-r--r-- | lib/Target/X86/X86InstrSSE.td | 32 |
1 files changed, 32 insertions, 0 deletions
diff --git a/lib/Target/X86/X86InstrSSE.td b/lib/Target/X86/X86InstrSSE.td index 867536d..895a5d2 100644 --- a/lib/Target/X86/X86InstrSSE.td +++ b/lib/Target/X86/X86InstrSSE.td @@ -785,6 +785,22 @@ multiclass basic_sse12_fp_binop_rm<bits<8> opc, string OpcodeStr, } // Intrinsic operation, reg+reg. + def V#NAME#SSrr_Int : VSSI<opc, MRMSrcReg, (outs VR128:$dst), + (ins VR128:$src1, VR128:$src2), + !strconcat(OpcodeStr, "ss\t{$src2, $dst|$dst, $src2}"), + [(set VR128:$dst, (!nameconcat<Intrinsic>("int_x86_sse_", + !strconcat(OpcodeStr, "_ss")) VR128:$src1, + VR128:$src2))]>; + // int_x86_sse_xxx_ss + + def V#NAME#SDrr_Int : VSDI<opc, MRMSrcReg, (outs VR128:$dst), + (ins VR128:$src1, VR128:$src2), + !strconcat(OpcodeStr, "sd\t{$src2, $dst|$dst, $src2}"), + [(set VR128:$dst, (!nameconcat<Intrinsic>("int_x86_sse2_", + !strconcat(OpcodeStr, "_sd")) VR128:$src1, + VR128:$src2))]>; + // int_x86_sse2_xxx_sd + def SSrr_Int : SSI<opc, MRMSrcReg, (outs VR128:$dst), (ins VR128:$src1, VR128:$src2), !strconcat(OpcodeStr, "ss\t{$src2, $dst|$dst, $src2}"), @@ -802,6 +818,22 @@ multiclass basic_sse12_fp_binop_rm<bits<8> opc, string OpcodeStr, // int_x86_sse2_xxx_sd // Intrinsic operation, reg+mem. + def V#NAME#SSrm_Int : VSSI<opc, MRMSrcMem, (outs VR128:$dst), + (ins VR128:$src1, ssmem:$src2), + !strconcat(OpcodeStr, "ss\t{$src2, $dst|$dst, $src2}"), + [(set VR128:$dst, (!nameconcat<Intrinsic>("int_x86_sse_", + !strconcat(OpcodeStr, "_ss")) VR128:$src1, + sse_load_f32:$src2))]>; + // int_x86_sse_xxx_ss + + def V#NAME#SDrm_Int : VSDI<opc, MRMSrcMem, (outs VR128:$dst), + (ins VR128:$src1, sdmem:$src2), + !strconcat(OpcodeStr, "sd\t{$src2, $dst|$dst, $src2}"), + [(set VR128:$dst, (!nameconcat<Intrinsic>("int_x86_sse2_", + !strconcat(OpcodeStr, "_sd")) VR128:$src1, + sse_load_f64:$src2))]>; + // int_x86_sse2_xxx_sd + def SSrm_Int : SSI<opc, MRMSrcMem, (outs VR128:$dst), (ins VR128:$src1, ssmem:$src2), !strconcat(OpcodeStr, "ss\t{$src2, $dst|$dst, $src2}"), |